supleed2/ELEC60011-DSD-CW
1
0
Fork 0
mirror of https://github.com/supleed2/ELEC60011-DSD-CW.git synced 2024-11-10 02:05:49 +00:00
Code Issues Packages Projects Releases Wiki Activity
4 commits 1 branch 0 tags 2.1 MiB
Commit graph

4 commits

This branch
This branch
All branches
Author SHA1 Message Date
Aadi Desai 00405c820c
Task 5 
Update QSYS, add PLL block, update main C file to Task 5 end
 2022-02-02 15:56:35 +00:00
Aadi Desai 8ed2b5bc0e
Task 1 & 2 
Add source files and update to completed state at end of Task 2
 2022-01-30 17:18:39 +00:00
Aadi Desai 94e215043a
Add specific entries to .gitignore 
For Verilog and C source files within project
 2022-01-30 17:17:51 +00:00
Aadi Desai dc28e5c175
Initial Commit 
Include Coursework PDF and basic test script for checking answer in Python
 2022-01-25 16:48:03 +00:00