yhp19
|
cc5d2bbeab
|
changes to input files
|
2020-12-16 00:57:46 +08:00 |
|
theexecutor13
|
6e600966db
|
Update reference.txt
|
2020-12-16 00:06:33 +08:00 |
|
jl7719
|
85efff275a
|
Fix program counter taking two cycles for each instr
|
2020-12-15 15:53:30 +00:00 |
|
jl7719
|
01a3b9a973
|
Merge branch 'jl7719' of https://github.com/supleed2/AM04_CPU into jl7719
merge
|
2020-12-15 15:20:43 +00:00 |
|
jl7719
|
fc5c8a17f5
|
Fix signed error in alu block
|
2020-12-15 15:19:51 +00:00 |
|
theexecutor13
|
44b6b7200f
|
Update reference.txt
|
2020-12-15 23:18:18 +08:00 |
|
jl7719
|
2e17e38957
|
Merge branch 'jl7719' of https://github.com/supleed2/AM04_CPU into jl7719
merge
|
2020-12-15 15:07:22 +00:00 |
|
jl7719
|
b812399844
|
Fix to allow multiple testcases for each instruction
|
2020-12-15 15:06:04 +00:00 |
|
theexecutor13
|
c88ad413cf
|
Update reference.txt
|
2020-12-15 22:05:57 +08:00 |
|
Jeevaha Coelho
|
85ba783a69
|
Fixed signing error in alu and added excel file
|
2020-12-15 05:21:37 -08:00 |
|
Jeevaha Coelho
|
5df8a72ca1
|
fixed naming convention errors in pc and harvard
|
2020-12-15 03:16:01 -08:00 |
|
ppuk
|
2030a186cc
|
changed bltzal input txt
|
2020-12-15 08:56:23 +00:00 |
|
jl7719
|
63abcf671a
|
Tidy up and change bash to ./
|
2020-12-14 17:49:30 +00:00 |
|
jl7719
|
51dbe68ea8
|
Fix running on different environment issue
Now completely shifted to Ubuntu 18.04 setup should work for everyone
|
2020-12-14 17:38:39 +00:00 |
|
ppuk
|
2d935d9211
|
linux supported
|
2020-12-14 15:38:05 +00:00 |
|
jl7719
|
f882d1e361
|
Test different inputs for lb, lbu
it works
|
2020-12-13 15:16:53 +09:00 |
|
jl7719
|
7150487472
|
Rename initialisation files
|
2020-12-13 14:54:53 +09:00 |
|
jl7719
|
943745a1e0
|
Tested all that can be tested for now
Mult/Div, Branch/Jump Linking, J needs implementation before testing and store to be tested when switched to bus
|
2020-12-13 14:40:16 +09:00 |
|
jl7719
|
c31344c55f
|
More testcases, testing, debugging
|
2020-12-13 01:25:36 +09:00 |
|
jl7719
|
14ad7fa0ce
|
Update program counter
Logic for instructions with linking not implemented. Can do basic branch delay slots. More left to do with return register
|
2020-12-12 15:59:14 +09:00 |
|
jl7719
|
3594365a25
|
Create branch jl7719
Can test for normal pc incrementing instr
|
2020-12-11 19:45:13 +09:00 |
|
jl7719
|
7ffd8fb400
|
Add testcases and ref outputs for addiu, and, andi
|
2020-12-11 15:17:43 +09:00 |
|
Ibrahim
|
1bf7b5d40e
|
All instructions except load finished - some test cases may need changing upon review
|
2020-12-10 19:39:04 +00:00 |
|
jl7719
|
04b1ed4fed
|
Update control and memory
Fixed some errors when testing
|
2020-12-10 22:27:08 +09:00 |
|
jl7719
|
84adff2ed1
|
Update memory
No longer need the massive memory
|
2020-12-10 19:14:16 +09:00 |
|
jl7719
|
c93473a54d
|
Update test_mips_cpu_harvard.sh
Outputs Pass/Fail by comparing to INSTR.ref.txt files (need to add these per instr)
|
2020-12-10 17:24:40 +09:00 |
|
yhp19
|
db344b3150
|
added div and instruction testcase and minor adjustment on bl instructions
|
2020-12-10 13:51:54 +08:00 |
|
Ibrahim
|
0be5617371
|
75% done - need to redo arithemtic operation to test edge cases & do certain instr by hand
|
2020-12-09 20:17:58 +00:00 |
|
yhp19
|
31ad264fac
|
updated with .txt files
|
2020-12-10 00:57:31 +08:00 |
|
theexecutor13
|
315e5af32c
|
Update reference.txt
Fixed branch instruction test case in ref.txt
|
2020-12-10 00:41:19 +08:00 |
|
theexecutor13
|
b17158489f
|
Added jump type testcase in ref.txt
|
2020-12-10 00:10:38 +08:00 |
|
jl7719
|
7e6bc7c370
|
Update branch testcases
Reference file is not updated
|
2020-12-09 23:21:45 +09:00 |
|
jc4419
|
3a2fde81b2
|
Merge branch 'main' of https://github.com/supleed2/AM04_CPU into main
|
2020-12-09 16:27:20 +04:00 |
|
jc4419
|
4b8a56ee2f
|
Fixed if logic for control
|
2020-12-09 16:24:21 +04:00 |
|
jl7719
|
c5aed43ab4
|
Update to test each instruction with a small memory
|
2020-12-09 16:47:58 +09:00 |
|
Aadi Desai
|
6becea322f
|
Update mips_cpu_regfile.v
Regfile should now compile, write is skipped if $0 is the destination register
|
2020-12-08 13:23:08 +00:00 |
|
jc4419
|
9de2b59bbb
|
Updated Harvard, ALU, PC, Control, and Regfile
|
2020-12-08 01:46:01 +04:00 |
|
jc4419
|
8f5e582f33
|
Updated ALU - Minor Syntax Fixes
|
2020-12-07 18:18:19 +04:00 |
|
jc4419
|
2ab6ff12eb
|
Merge branch 'main' of https://github.com/supleed2/AM04_CPU into main
|
2020-12-07 15:55:12 +04:00 |
|
jc4419
|
9198c4f51b
|
Updated ALU and Control
|
2020-12-07 15:49:44 +04:00 |
|
Ibrahim
|
11cabd3aea
|
changing module name
|
2020-12-07 10:52:01 +00:00 |
|
yhp19
|
ff912207b8
|
added branch test inputs
|
2020-12-07 18:35:06 +08:00 |
|
Aadi Desai
|
d347475b64
|
Update mips_cpu_regfile.v
lb, lbu, lh, lhu now select data according to address alignment
$0 is assigned to 0, may cause an error when written to, unknown.
|
2020-12-06 17:42:23 +00:00 |
|
jl7719
|
c5167645e7
|
Fix overall w.r.t iverilog compiler error
|
2020-12-06 15:44:58 +09:00 |
|
jc4419
|
a2bcf3ed1b
|
Updated ALU
|
2020-12-05 23:37:01 +04:00 |
|
jl7719
|
56b5b1aa89
|
Merge branch 'main' of https://github.com/supleed2/AM04_CPU into main
|
2020-12-04 23:45:16 +09:00 |
|
jl7719
|
411f89110f
|
Add testbench related files
|
2020-12-04 23:44:48 +09:00 |
|
Aadi Desai
|
847bf92add
|
Fix regfile hazard from storing when inputs change
|
2020-12-02 19:13:41 +00:00 |
|
Aadi Desai
|
f2f8e05010
|
PC logic updated
PC now has a delay into instr_mem to match MIPS32 spec and pc resets/initialises to MIPS32 reset vector
|
2020-12-02 17:23:28 +00:00 |
|
jl7719
|
10af46a352
|
Update mips_cpu_memory.v
|
2020-12-02 23:41:04 +09:00 |
|