mirror of
https://github.com/supleed2/ELEC60011-DSD-CW.git
synced 2024-12-22 21:55:48 +00:00
Add remaining project files and final report
This commit is contained in:
parent
2fc16d20cb
commit
01772ccbb5
11
.gitignore
vendored
11
.gitignore
vendored
|
@ -1,12 +1,21 @@
|
||||||
**
|
**
|
||||||
!system_template_de1_soc/
|
!system_template_de1_soc/
|
||||||
|
!*.bdf
|
||||||
|
!*.sdc
|
||||||
!*.v
|
!*.v
|
||||||
|
!*.vhd
|
||||||
|
!*.sopcinfo
|
||||||
|
!*.tcl
|
||||||
|
!*.qip
|
||||||
|
!*.qpf
|
||||||
|
!*.qsf
|
||||||
!*.qsys
|
!*.qsys
|
||||||
!system_template_de1_soc/software/
|
!system_template_de1_soc/software/
|
||||||
!system_template_de1_soc/software/*
|
!system_template_de1_soc/software/**
|
||||||
system_template_de1_soc/software/*_bsp
|
system_template_de1_soc/software/*_bsp
|
||||||
!system_template_de1_soc/software/*/*.c
|
!system_template_de1_soc/software/*/*.c
|
||||||
!DSD_coursework_DE1-SoC.pdf
|
!DSD_coursework_DE1-SoC.pdf
|
||||||
|
!Report_3_Group_7.pdf
|
||||||
!README.md
|
!README.md
|
||||||
!Python/
|
!Python/
|
||||||
!*.py
|
!*.py
|
BIN
Report_3_Group_7.pdf
Normal file
BIN
Report_3_Group_7.pdf
Normal file
Binary file not shown.
75
system_template_de1_soc/dsditer_dual_hw.tcl
Normal file
75
system_template_de1_soc/dsditer_dual_hw.tcl
Normal file
|
@ -0,0 +1,75 @@
|
||||||
|
# TCL File Generated by Component Editor 20.1
|
||||||
|
# Tue Mar 22 14:51:10 GMT 2022
|
||||||
|
# DO NOT MODIFY
|
||||||
|
|
||||||
|
|
||||||
|
#
|
||||||
|
# dsditer_dual "Full Function Single Iteration (Dual Parallel)" v20.1
|
||||||
|
# 2022.03.22.14:51:10
|
||||||
|
#
|
||||||
|
#
|
||||||
|
|
||||||
|
#
|
||||||
|
# request TCL package from ACDS 16.1
|
||||||
|
#
|
||||||
|
package require -exact qsys 16.1
|
||||||
|
|
||||||
|
|
||||||
|
#
|
||||||
|
# module dsditer_dual
|
||||||
|
#
|
||||||
|
set_module_property DESCRIPTION ""
|
||||||
|
set_module_property NAME dsditer_dual
|
||||||
|
set_module_property VERSION 20.1
|
||||||
|
set_module_property INTERNAL false
|
||||||
|
set_module_property OPAQUE_ADDRESS_MAP true
|
||||||
|
set_module_property AUTHOR ""
|
||||||
|
set_module_property DISPLAY_NAME "Full Function Single Iteration (Dual Parallel)"
|
||||||
|
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
|
||||||
|
set_module_property EDITABLE true
|
||||||
|
set_module_property REPORT_TO_TALKBACK false
|
||||||
|
set_module_property ALLOW_GREYBOX_GENERATION false
|
||||||
|
set_module_property REPORT_HIERARCHY false
|
||||||
|
|
||||||
|
|
||||||
|
#
|
||||||
|
# file sets
|
||||||
|
#
|
||||||
|
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
|
||||||
|
set_fileset_property QUARTUS_SYNTH TOP_LEVEL dualfunction
|
||||||
|
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
|
||||||
|
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
|
||||||
|
add_fileset_file dualfunction.v VERILOG PATH dualfunction.v TOP_LEVEL_FILE
|
||||||
|
|
||||||
|
|
||||||
|
#
|
||||||
|
# parameters
|
||||||
|
#
|
||||||
|
|
||||||
|
|
||||||
|
#
|
||||||
|
# display items
|
||||||
|
#
|
||||||
|
|
||||||
|
|
||||||
|
#
|
||||||
|
# connection point dsditer_dual_slave
|
||||||
|
#
|
||||||
|
add_interface dsditer_dual_slave nios_custom_instruction end
|
||||||
|
set_interface_property dsditer_dual_slave clockCycle 0
|
||||||
|
set_interface_property dsditer_dual_slave operands 2
|
||||||
|
set_interface_property dsditer_dual_slave ENABLED true
|
||||||
|
set_interface_property dsditer_dual_slave EXPORT_OF ""
|
||||||
|
set_interface_property dsditer_dual_slave PORT_NAME_MAP ""
|
||||||
|
set_interface_property dsditer_dual_slave CMSIS_SVD_VARIABLES ""
|
||||||
|
set_interface_property dsditer_dual_slave SVD_ADDRESS_GROUP ""
|
||||||
|
|
||||||
|
add_interface_port dsditer_dual_slave en clk_en Input 1
|
||||||
|
add_interface_port dsditer_dual_slave start start Input 1
|
||||||
|
add_interface_port dsditer_dual_slave dataa dataa Input 32
|
||||||
|
add_interface_port dsditer_dual_slave datab datab Input 32
|
||||||
|
add_interface_port dsditer_dual_slave done done Output 1
|
||||||
|
add_interface_port dsditer_dual_slave result result Output 32
|
||||||
|
add_interface_port dsditer_dual_slave clk clk Input 1
|
||||||
|
add_interface_port dsditer_dual_slave reset reset Input 1
|
||||||
|
|
74
system_template_de1_soc/dsditer_hw.tcl
Normal file
74
system_template_de1_soc/dsditer_hw.tcl
Normal file
|
@ -0,0 +1,74 @@
|
||||||
|
# TCL File Generated by Component Editor 20.1
|
||||||
|
# Tue Mar 22 12:48:13 GMT 2022
|
||||||
|
# DO NOT MODIFY
|
||||||
|
|
||||||
|
|
||||||
|
#
|
||||||
|
# dsditer "Full Function Single Iteration" v20.1
|
||||||
|
# 2022.03.22.12:48:13
|
||||||
|
#
|
||||||
|
#
|
||||||
|
|
||||||
|
#
|
||||||
|
# request TCL package from ACDS 16.1
|
||||||
|
#
|
||||||
|
package require -exact qsys 16.1
|
||||||
|
|
||||||
|
|
||||||
|
#
|
||||||
|
# module dsditer
|
||||||
|
#
|
||||||
|
set_module_property DESCRIPTION ""
|
||||||
|
set_module_property NAME dsditer
|
||||||
|
set_module_property VERSION 20.1
|
||||||
|
set_module_property INTERNAL false
|
||||||
|
set_module_property OPAQUE_ADDRESS_MAP true
|
||||||
|
set_module_property AUTHOR ""
|
||||||
|
set_module_property DISPLAY_NAME "Full Function Single Iteration"
|
||||||
|
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
|
||||||
|
set_module_property EDITABLE true
|
||||||
|
set_module_property REPORT_TO_TALKBACK false
|
||||||
|
set_module_property ALLOW_GREYBOX_GENERATION false
|
||||||
|
set_module_property REPORT_HIERARCHY false
|
||||||
|
|
||||||
|
|
||||||
|
#
|
||||||
|
# file sets
|
||||||
|
#
|
||||||
|
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
|
||||||
|
set_fileset_property QUARTUS_SYNTH TOP_LEVEL fullfunction
|
||||||
|
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
|
||||||
|
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
|
||||||
|
add_fileset_file fullfunction.v VERILOG PATH fullfunction.v TOP_LEVEL_FILE
|
||||||
|
|
||||||
|
|
||||||
|
#
|
||||||
|
# parameters
|
||||||
|
#
|
||||||
|
|
||||||
|
|
||||||
|
#
|
||||||
|
# display items
|
||||||
|
#
|
||||||
|
|
||||||
|
|
||||||
|
#
|
||||||
|
# connection point fullfunction_slave
|
||||||
|
#
|
||||||
|
add_interface fullfunction_slave nios_custom_instruction end
|
||||||
|
set_interface_property fullfunction_slave clockCycle 0
|
||||||
|
set_interface_property fullfunction_slave operands 1
|
||||||
|
set_interface_property fullfunction_slave ENABLED true
|
||||||
|
set_interface_property fullfunction_slave EXPORT_OF ""
|
||||||
|
set_interface_property fullfunction_slave PORT_NAME_MAP ""
|
||||||
|
set_interface_property fullfunction_slave CMSIS_SVD_VARIABLES ""
|
||||||
|
set_interface_property fullfunction_slave SVD_ADDRESS_GROUP ""
|
||||||
|
|
||||||
|
add_interface_port fullfunction_slave en clk_en Input 1
|
||||||
|
add_interface_port fullfunction_slave start start Input 1
|
||||||
|
add_interface_port fullfunction_slave dataa dataa Input 32
|
||||||
|
add_interface_port fullfunction_slave done done Output 1
|
||||||
|
add_interface_port fullfunction_slave result result Output 32
|
||||||
|
add_interface_port fullfunction_slave clk clk Input 1
|
||||||
|
add_interface_port fullfunction_slave reset reset Input 1
|
||||||
|
|
75
system_template_de1_soc/dsditer_t_dual_hw.tcl
Normal file
75
system_template_de1_soc/dsditer_t_dual_hw.tcl
Normal file
|
@ -0,0 +1,75 @@
|
||||||
|
# TCL File Generated by Component Editor 20.1
|
||||||
|
# Sun Mar 27 15:20:46 BST 2022
|
||||||
|
# DO NOT MODIFY
|
||||||
|
|
||||||
|
|
||||||
|
#
|
||||||
|
# dsditer_t_dual "Full Function Single Iteration (Dual Combinatorial CORDIC)" v20.1
|
||||||
|
# 2022.03.27.15:20:46
|
||||||
|
#
|
||||||
|
#
|
||||||
|
|
||||||
|
#
|
||||||
|
# request TCL package from ACDS 16.1
|
||||||
|
#
|
||||||
|
package require -exact qsys 16.1
|
||||||
|
|
||||||
|
|
||||||
|
#
|
||||||
|
# module dsditer_t_dual
|
||||||
|
#
|
||||||
|
set_module_property DESCRIPTION ""
|
||||||
|
set_module_property NAME dsditer_t_dual
|
||||||
|
set_module_property VERSION 20.1
|
||||||
|
set_module_property INTERNAL false
|
||||||
|
set_module_property OPAQUE_ADDRESS_MAP true
|
||||||
|
set_module_property AUTHOR ""
|
||||||
|
set_module_property DISPLAY_NAME "Full Function Single Iteration (Dual Combinatorial CORDIC)"
|
||||||
|
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
|
||||||
|
set_module_property EDITABLE true
|
||||||
|
set_module_property REPORT_TO_TALKBACK false
|
||||||
|
set_module_property ALLOW_GREYBOX_GENERATION false
|
||||||
|
set_module_property REPORT_HIERARCHY false
|
||||||
|
|
||||||
|
|
||||||
|
#
|
||||||
|
# file sets
|
||||||
|
#
|
||||||
|
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
|
||||||
|
set_fileset_property QUARTUS_SYNTH TOP_LEVEL dualfunction_t
|
||||||
|
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
|
||||||
|
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
|
||||||
|
add_fileset_file dualfunction_t.v VERILOG PATH dualfunction_t.v TOP_LEVEL_FILE
|
||||||
|
|
||||||
|
|
||||||
|
#
|
||||||
|
# parameters
|
||||||
|
#
|
||||||
|
|
||||||
|
|
||||||
|
#
|
||||||
|
# display items
|
||||||
|
#
|
||||||
|
|
||||||
|
|
||||||
|
#
|
||||||
|
# connection point dsditer_t_dual_slave
|
||||||
|
#
|
||||||
|
add_interface dsditer_t_dual_slave nios_custom_instruction end
|
||||||
|
set_interface_property dsditer_t_dual_slave clockCycle 0
|
||||||
|
set_interface_property dsditer_t_dual_slave operands 2
|
||||||
|
set_interface_property dsditer_t_dual_slave ENABLED true
|
||||||
|
set_interface_property dsditer_t_dual_slave EXPORT_OF ""
|
||||||
|
set_interface_property dsditer_t_dual_slave PORT_NAME_MAP ""
|
||||||
|
set_interface_property dsditer_t_dual_slave CMSIS_SVD_VARIABLES ""
|
||||||
|
set_interface_property dsditer_t_dual_slave SVD_ADDRESS_GROUP ""
|
||||||
|
|
||||||
|
add_interface_port dsditer_t_dual_slave en clk_en Input 1
|
||||||
|
add_interface_port dsditer_t_dual_slave start start Input 1
|
||||||
|
add_interface_port dsditer_t_dual_slave dataa dataa Input 32
|
||||||
|
add_interface_port dsditer_t_dual_slave datab datab Input 32
|
||||||
|
add_interface_port dsditer_t_dual_slave done done Output 1
|
||||||
|
add_interface_port dsditer_t_dual_slave result result Output 32
|
||||||
|
add_interface_port dsditer_t_dual_slave clk clk Input 1
|
||||||
|
add_interface_port dsditer_t_dual_slave reset reset Input 1
|
||||||
|
|
74
system_template_de1_soc/dsditer_t_hw.tcl
Normal file
74
system_template_de1_soc/dsditer_t_hw.tcl
Normal file
|
@ -0,0 +1,74 @@
|
||||||
|
# TCL File Generated by Component Editor 20.1
|
||||||
|
# Sun Mar 27 14:51:30 BST 2022
|
||||||
|
# DO NOT MODIFY
|
||||||
|
|
||||||
|
|
||||||
|
#
|
||||||
|
# dsditer_t "Full Function Single Iteration (Combinatorial CORDIC)" v20.1
|
||||||
|
# 2022.03.27.14:51:30
|
||||||
|
#
|
||||||
|
#
|
||||||
|
|
||||||
|
#
|
||||||
|
# request TCL package from ACDS 16.1
|
||||||
|
#
|
||||||
|
package require -exact qsys 16.1
|
||||||
|
|
||||||
|
|
||||||
|
#
|
||||||
|
# module dsditer_t
|
||||||
|
#
|
||||||
|
set_module_property DESCRIPTION ""
|
||||||
|
set_module_property NAME dsditer_t
|
||||||
|
set_module_property VERSION 20.1
|
||||||
|
set_module_property INTERNAL false
|
||||||
|
set_module_property OPAQUE_ADDRESS_MAP true
|
||||||
|
set_module_property AUTHOR ""
|
||||||
|
set_module_property DISPLAY_NAME "Full Function Single Iteration (Combinatorial CORDIC)"
|
||||||
|
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
|
||||||
|
set_module_property EDITABLE true
|
||||||
|
set_module_property REPORT_TO_TALKBACK false
|
||||||
|
set_module_property ALLOW_GREYBOX_GENERATION false
|
||||||
|
set_module_property REPORT_HIERARCHY false
|
||||||
|
|
||||||
|
|
||||||
|
#
|
||||||
|
# file sets
|
||||||
|
#
|
||||||
|
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
|
||||||
|
set_fileset_property QUARTUS_SYNTH TOP_LEVEL fullfunction_t
|
||||||
|
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
|
||||||
|
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
|
||||||
|
add_fileset_file fullfunction_t.v VERILOG PATH fullfunction_t.v TOP_LEVEL_FILE
|
||||||
|
|
||||||
|
|
||||||
|
#
|
||||||
|
# parameters
|
||||||
|
#
|
||||||
|
|
||||||
|
|
||||||
|
#
|
||||||
|
# display items
|
||||||
|
#
|
||||||
|
|
||||||
|
|
||||||
|
#
|
||||||
|
# connection point dsditer_t_slave
|
||||||
|
#
|
||||||
|
add_interface dsditer_t_slave nios_custom_instruction end
|
||||||
|
set_interface_property dsditer_t_slave clockCycle 0
|
||||||
|
set_interface_property dsditer_t_slave operands 1
|
||||||
|
set_interface_property dsditer_t_slave ENABLED true
|
||||||
|
set_interface_property dsditer_t_slave EXPORT_OF ""
|
||||||
|
set_interface_property dsditer_t_slave PORT_NAME_MAP ""
|
||||||
|
set_interface_property dsditer_t_slave CMSIS_SVD_VARIABLES ""
|
||||||
|
set_interface_property dsditer_t_slave SVD_ADDRESS_GROUP ""
|
||||||
|
|
||||||
|
add_interface_port dsditer_t_slave en clk_en Input 1
|
||||||
|
add_interface_port dsditer_t_slave start start Input 1
|
||||||
|
add_interface_port dsditer_t_slave dataa dataa Input 32
|
||||||
|
add_interface_port dsditer_t_slave done done Output 1
|
||||||
|
add_interface_port dsditer_t_slave result result Output 32
|
||||||
|
add_interface_port dsditer_t_slave clk clk Input 1
|
||||||
|
add_interface_port dsditer_t_slave reset reset Input 1
|
||||||
|
|
783
system_template_de1_soc/dualfunction.bdf
Normal file
783
system_template_de1_soc/dualfunction.bdf
Normal file
|
@ -0,0 +1,783 @@
|
||||||
|
/*
|
||||||
|
WARNING: Do NOT edit the input and output ports in this file in a text
|
||||||
|
editor if you plan to continue editing the block that represents it in
|
||||||
|
the Block Editor! File corruption is VERY likely to occur.
|
||||||
|
*/
|
||||||
|
/*
|
||||||
|
Copyright (C) 2020 Intel Corporation. All rights reserved.
|
||||||
|
Your use of Intel Corporation's design tools, logic functions
|
||||||
|
and other software and tools, and any partner logic
|
||||||
|
functions, and any output files from any of the foregoing
|
||||||
|
(including device programming or simulation files), and any
|
||||||
|
associated documentation or information are expressly subject
|
||||||
|
to the terms and conditions of the Intel Program License
|
||||||
|
Subscription Agreement, the Intel Quartus Prime License Agreement,
|
||||||
|
the Intel FPGA IP License Agreement, or other applicable license
|
||||||
|
agreement, including, without limitation, that your use is for
|
||||||
|
the sole purpose of programming logic devices manufactured by
|
||||||
|
Intel and sold by Intel or its authorized distributors. Please
|
||||||
|
refer to the applicable agreement for further details, at
|
||||||
|
https://fpgasoftware.intel.com/eula.
|
||||||
|
*/
|
||||||
|
(header "graphic" (version "1.4"))
|
||||||
|
(pin
|
||||||
|
(input)
|
||||||
|
(rect 16 48 184 64)
|
||||||
|
(text "INPUT" (rect 125 0 153 10)(font "Arial" (font_size 6)))
|
||||||
|
(text "clk" (rect 5 0 20 12)(font "Arial" ))
|
||||||
|
(pt 168 8)
|
||||||
|
(drawing
|
||||||
|
(line (pt 84 12)(pt 109 12))
|
||||||
|
(line (pt 84 4)(pt 109 4))
|
||||||
|
(line (pt 113 8)(pt 168 8))
|
||||||
|
(line (pt 84 12)(pt 84 4))
|
||||||
|
(line (pt 109 4)(pt 113 8))
|
||||||
|
(line (pt 109 12)(pt 113 8))
|
||||||
|
)
|
||||||
|
(text "VCC" (rect 128 7 148 17)(font "Arial" (font_size 6)))
|
||||||
|
)
|
||||||
|
(pin
|
||||||
|
(input)
|
||||||
|
(rect 16 64 184 80)
|
||||||
|
(text "INPUT" (rect 125 0 153 10)(font "Arial" (font_size 6)))
|
||||||
|
(text "reset" (rect 5 0 29 17)(font "Intel Clear" ))
|
||||||
|
(pt 168 8)
|
||||||
|
(drawing
|
||||||
|
(line (pt 84 12)(pt 109 12))
|
||||||
|
(line (pt 84 4)(pt 109 4))
|
||||||
|
(line (pt 113 8)(pt 168 8))
|
||||||
|
(line (pt 84 12)(pt 84 4))
|
||||||
|
(line (pt 109 4)(pt 113 8))
|
||||||
|
(line (pt 109 12)(pt 113 8))
|
||||||
|
)
|
||||||
|
(text "VCC" (rect 128 7 148 17)(font "Arial" (font_size 6)))
|
||||||
|
)
|
||||||
|
(pin
|
||||||
|
(input)
|
||||||
|
(rect 16 80 184 96)
|
||||||
|
(text "INPUT" (rect 125 0 153 10)(font "Arial" (font_size 6)))
|
||||||
|
(text "en" (rect 5 0 17 17)(font "Intel Clear" ))
|
||||||
|
(pt 168 8)
|
||||||
|
(drawing
|
||||||
|
(line (pt 84 12)(pt 109 12))
|
||||||
|
(line (pt 84 4)(pt 109 4))
|
||||||
|
(line (pt 113 8)(pt 168 8))
|
||||||
|
(line (pt 84 12)(pt 84 4))
|
||||||
|
(line (pt 109 4)(pt 113 8))
|
||||||
|
(line (pt 109 12)(pt 113 8))
|
||||||
|
)
|
||||||
|
(text "VCC" (rect 128 7 148 17)(font "Arial" (font_size 6)))
|
||||||
|
)
|
||||||
|
(pin
|
||||||
|
(input)
|
||||||
|
(rect 16 96 184 112)
|
||||||
|
(text "INPUT" (rect 125 0 153 10)(font "Arial" (font_size 6)))
|
||||||
|
(text "dataa[31..0]" (rect 5 0 62 17)(font "Intel Clear" ))
|
||||||
|
(pt 168 8)
|
||||||
|
(drawing
|
||||||
|
(line (pt 84 12)(pt 109 12))
|
||||||
|
(line (pt 84 4)(pt 109 4))
|
||||||
|
(line (pt 113 8)(pt 168 8))
|
||||||
|
(line (pt 84 12)(pt 84 4))
|
||||||
|
(line (pt 109 4)(pt 113 8))
|
||||||
|
(line (pt 109 12)(pt 113 8))
|
||||||
|
)
|
||||||
|
(text "VCC" (rect 128 7 148 17)(font "Arial" (font_size 6)))
|
||||||
|
)
|
||||||
|
(pin
|
||||||
|
(input)
|
||||||
|
(rect 16 224 184 240)
|
||||||
|
(text "INPUT" (rect 125 0 153 10)(font "Arial" (font_size 6)))
|
||||||
|
(text "datab[31..0]" (rect 5 0 62 17)(font "Intel Clear" ))
|
||||||
|
(pt 168 8)
|
||||||
|
(drawing
|
||||||
|
(line (pt 84 12)(pt 109 12))
|
||||||
|
(line (pt 84 4)(pt 109 4))
|
||||||
|
(line (pt 113 8)(pt 168 8))
|
||||||
|
(line (pt 84 12)(pt 84 4))
|
||||||
|
(line (pt 109 4)(pt 113 8))
|
||||||
|
(line (pt 109 12)(pt 113 8))
|
||||||
|
)
|
||||||
|
(text "VCC" (rect 128 7 148 17)(font "Arial" (font_size 6)))
|
||||||
|
)
|
||||||
|
(pin
|
||||||
|
(input)
|
||||||
|
(rect 16 112 184 128)
|
||||||
|
(text "INPUT" (rect 125 0 153 10)(font "Arial" (font_size 6)))
|
||||||
|
(text "start" (rect 5 0 28 12)(font "Arial" ))
|
||||||
|
(pt 168 8)
|
||||||
|
(drawing
|
||||||
|
(line (pt 84 12)(pt 109 12))
|
||||||
|
(line (pt 84 4)(pt 109 4))
|
||||||
|
(line (pt 113 8)(pt 168 8))
|
||||||
|
(line (pt 84 12)(pt 84 4))
|
||||||
|
(line (pt 109 4)(pt 113 8))
|
||||||
|
(line (pt 109 12)(pt 113 8))
|
||||||
|
)
|
||||||
|
(text "VCC" (rect 128 7 148 17)(font "Arial" (font_size 6)))
|
||||||
|
)
|
||||||
|
(pin
|
||||||
|
(output)
|
||||||
|
(rect 648 120 824 136)
|
||||||
|
(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
|
||||||
|
(text "done" (rect 90 0 113 17)(font "Intel Clear" ))
|
||||||
|
(pt 0 8)
|
||||||
|
(drawing
|
||||||
|
(line (pt 0 8)(pt 52 8))
|
||||||
|
(line (pt 52 4)(pt 78 4))
|
||||||
|
(line (pt 52 12)(pt 78 12))
|
||||||
|
(line (pt 52 12)(pt 52 4))
|
||||||
|
(line (pt 78 4)(pt 82 8))
|
||||||
|
(line (pt 82 8)(pt 78 12))
|
||||||
|
(line (pt 78 12)(pt 82 8))
|
||||||
|
)
|
||||||
|
)
|
||||||
|
(pin
|
||||||
|
(output)
|
||||||
|
(rect 648 88 824 104)
|
||||||
|
(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
|
||||||
|
(text "result[31..0]" (rect 90 0 149 12)(font "Arial" ))
|
||||||
|
(pt 0 8)
|
||||||
|
(drawing
|
||||||
|
(line (pt 0 8)(pt 52 8))
|
||||||
|
(line (pt 52 4)(pt 78 4))
|
||||||
|
(line (pt 52 12)(pt 78 12))
|
||||||
|
(line (pt 52 12)(pt 52 4))
|
||||||
|
(line (pt 78 4)(pt 82 8))
|
||||||
|
(line (pt 82 8)(pt 78 12))
|
||||||
|
(line (pt 78 12)(pt 82 8))
|
||||||
|
)
|
||||||
|
)
|
||||||
|
(symbol
|
||||||
|
(rect 224 24 424 152)
|
||||||
|
(text "fullfunction" (rect 5 0 71 19)(font "Intel Clear" (font_size 8)))
|
||||||
|
(text "inst" (rect 8 107 24 124)(font "Intel Clear" ))
|
||||||
|
(port
|
||||||
|
(pt 0 32)
|
||||||
|
(input)
|
||||||
|
(text "clk" (rect 0 0 16 19)(font "Intel Clear" (font_size 8)))
|
||||||
|
(text "clk" (rect 21 27 37 46)(font "Intel Clear" (font_size 8)))
|
||||||
|
(line (pt 0 32)(pt 16 32))
|
||||||
|
)
|
||||||
|
(port
|
||||||
|
(pt 0 48)
|
||||||
|
(input)
|
||||||
|
(text "reset" (rect 0 0 29 19)(font "Intel Clear" (font_size 8)))
|
||||||
|
(text "reset" (rect 21 43 50 62)(font "Intel Clear" (font_size 8)))
|
||||||
|
(line (pt 0 48)(pt 16 48))
|
||||||
|
)
|
||||||
|
(port
|
||||||
|
(pt 0 64)
|
||||||
|
(input)
|
||||||
|
(text "en" (rect 0 0 14 19)(font "Intel Clear" (font_size 8)))
|
||||||
|
(text "en" (rect 21 59 35 78)(font "Intel Clear" (font_size 8)))
|
||||||
|
(line (pt 0 64)(pt 16 64))
|
||||||
|
)
|
||||||
|
(port
|
||||||
|
(pt 0 80)
|
||||||
|
(input)
|
||||||
|
(text "dataa[31..0]" (rect 0 0 73 19)(font "Intel Clear" (font_size 8)))
|
||||||
|
(text "dataa[31..0]" (rect 21 75 94 94)(font "Intel Clear" (font_size 8)))
|
||||||
|
(line (pt 0 80)(pt 16 80)(line_width 3))
|
||||||
|
)
|
||||||
|
(port
|
||||||
|
(pt 0 96)
|
||||||
|
(input)
|
||||||
|
(text "start" (rect 0 0 27 19)(font "Intel Clear" (font_size 8)))
|
||||||
|
(text "start" (rect 21 91 48 110)(font "Intel Clear" (font_size 8)))
|
||||||
|
(line (pt 0 96)(pt 16 96))
|
||||||
|
)
|
||||||
|
(port
|
||||||
|
(pt 200 32)
|
||||||
|
(output)
|
||||||
|
(text "result[31..0]" (rect 0 0 71 19)(font "Intel Clear" (font_size 8)))
|
||||||
|
(text "result[31..0]" (rect 108 27 179 46)(font "Intel Clear" (font_size 8)))
|
||||||
|
(line (pt 200 32)(pt 184 32)(line_width 3))
|
||||||
|
)
|
||||||
|
(port
|
||||||
|
(pt 200 48)
|
||||||
|
(output)
|
||||||
|
(text "done" (rect 0 0 29 19)(font "Intel Clear" (font_size 8)))
|
||||||
|
(text "done" (rect 150 43 179 62)(font "Intel Clear" (font_size 8)))
|
||||||
|
(line (pt 200 48)(pt 184 48))
|
||||||
|
)
|
||||||
|
(drawing
|
||||||
|
(rectangle (rect 16 16 184 112))
|
||||||
|
)
|
||||||
|
)
|
||||||
|
(symbol
|
||||||
|
(rect 224 152 424 280)
|
||||||
|
(text "fullfunction" (rect 5 0 71 19)(font "Intel Clear" (font_size 8)))
|
||||||
|
(text "inst1" (rect 8 107 30 124)(font "Intel Clear" ))
|
||||||
|
(port
|
||||||
|
(pt 0 32)
|
||||||
|
(input)
|
||||||
|
(text "clk" (rect 0 0 16 19)(font "Intel Clear" (font_size 8)))
|
||||||
|
(text "clk" (rect 21 27 37 46)(font "Intel Clear" (font_size 8)))
|
||||||
|
(line (pt 0 32)(pt 16 32))
|
||||||
|
)
|
||||||
|
(port
|
||||||
|
(pt 0 48)
|
||||||
|
(input)
|
||||||
|
(text "reset" (rect 0 0 29 19)(font "Intel Clear" (font_size 8)))
|
||||||
|
(text "reset" (rect 21 43 50 62)(font "Intel Clear" (font_size 8)))
|
||||||
|
(line (pt 0 48)(pt 16 48))
|
||||||
|
)
|
||||||
|
(port
|
||||||
|
(pt 0 64)
|
||||||
|
(input)
|
||||||
|
(text "en" (rect 0 0 14 19)(font "Intel Clear" (font_size 8)))
|
||||||
|
(text "en" (rect 21 59 35 78)(font "Intel Clear" (font_size 8)))
|
||||||
|
(line (pt 0 64)(pt 16 64))
|
||||||
|
)
|
||||||
|
(port
|
||||||
|
(pt 0 80)
|
||||||
|
(input)
|
||||||
|
(text "dataa[31..0]" (rect 0 0 73 19)(font "Intel Clear" (font_size 8)))
|
||||||
|
(text "dataa[31..0]" (rect 21 75 94 94)(font "Intel Clear" (font_size 8)))
|
||||||
|
(line (pt 0 80)(pt 16 80)(line_width 3))
|
||||||
|
)
|
||||||
|
(port
|
||||||
|
(pt 0 96)
|
||||||
|
(input)
|
||||||
|
(text "start" (rect 0 0 27 19)(font "Intel Clear" (font_size 8)))
|
||||||
|
(text "start" (rect 21 91 48 110)(font "Intel Clear" (font_size 8)))
|
||||||
|
(line (pt 0 96)(pt 16 96))
|
||||||
|
)
|
||||||
|
(port
|
||||||
|
(pt 200 32)
|
||||||
|
(output)
|
||||||
|
(text "result[31..0]" (rect 0 0 71 19)(font "Intel Clear" (font_size 8)))
|
||||||
|
(text "result[31..0]" (rect 108 27 179 46)(font "Intel Clear" (font_size 8)))
|
||||||
|
(line (pt 200 32)(pt 184 32)(line_width 3))
|
||||||
|
)
|
||||||
|
(port
|
||||||
|
(pt 200 48)
|
||||||
|
(output)
|
||||||
|
(text "done" (rect 0 0 29 19)(font "Intel Clear" (font_size 8)))
|
||||||
|
(text "done" (rect 150 43 179 62)(font "Intel Clear" (font_size 8)))
|
||||||
|
(line (pt 200 48)(pt 184 48))
|
||||||
|
)
|
||||||
|
(drawing
|
||||||
|
(rectangle (rect 16 16 184 112))
|
||||||
|
)
|
||||||
|
)
|
||||||
|
(symbol
|
||||||
|
(rect 488 24 632 288)
|
||||||
|
(text "fp_add" (rect 52 -1 96 15)(font "Arial" (font_size 10)))
|
||||||
|
(text "inst2" (rect 8 248 30 265)(font "Intel Clear" ))
|
||||||
|
(port
|
||||||
|
(pt 0 72)
|
||||||
|
(input)
|
||||||
|
(text "clk" (rect 0 0 15 14)(font "Arial" (font_size 8)))
|
||||||
|
(text "clk" (rect 4 61 19 75)(font "Arial" (font_size 8)))
|
||||||
|
(line (pt 0 72)(pt 48 72))
|
||||||
|
)
|
||||||
|
(port
|
||||||
|
(pt 0 112)
|
||||||
|
(input)
|
||||||
|
(text "areset" (rect 0 0 36 14)(font "Arial" (font_size 8)))
|
||||||
|
(text "areset" (rect 4 101 40 115)(font "Arial" (font_size 8)))
|
||||||
|
(line (pt 0 112)(pt 48 112))
|
||||||
|
)
|
||||||
|
(port
|
||||||
|
(pt 0 152)
|
||||||
|
(input)
|
||||||
|
(text "en" (rect 0 0 14 14)(font "Arial" (font_size 8)))
|
||||||
|
(text "en" (rect 4 141 18 155)(font "Arial" (font_size 8)))
|
||||||
|
(line (pt 0 152)(pt 48 152))
|
||||||
|
)
|
||||||
|
(port
|
||||||
|
(pt 0 192)
|
||||||
|
(input)
|
||||||
|
(text "a[31..0]" (rect 0 0 42 14)(font "Arial" (font_size 8)))
|
||||||
|
(text "a[31..0]" (rect 4 181 46 195)(font "Arial" (font_size 8)))
|
||||||
|
(line (pt 0 192)(pt 48 192)(line_width 3))
|
||||||
|
)
|
||||||
|
(port
|
||||||
|
(pt 0 232)
|
||||||
|
(input)
|
||||||
|
(text "b[31..0]" (rect 0 0 42 14)(font "Arial" (font_size 8)))
|
||||||
|
(text "b[31..0]" (rect 4 221 46 235)(font "Arial" (font_size 8)))
|
||||||
|
(line (pt 0 232)(pt 48 232)(line_width 3))
|
||||||
|
)
|
||||||
|
(port
|
||||||
|
(pt 144 72)
|
||||||
|
(output)
|
||||||
|
(text "q[31..0]" (rect 0 0 42 14)(font "Arial" (font_size 8)))
|
||||||
|
(text "q[31..0]" (rect 108 61 150 75)(font "Arial" (font_size 8)))
|
||||||
|
(line (pt 144 72)(pt 96 72)(line_width 3))
|
||||||
|
)
|
||||||
|
(drawing
|
||||||
|
(text "clk" (rect 33 43 50 58)(font "Arial" (color 128 0 0)(font_size 9)))
|
||||||
|
(text "clk" (rect 53 67 67 79)(font "Arial" (color 0 0 0)))
|
||||||
|
(text "areset" (rect 12 83 53 98)(font "Arial" (color 128 0 0)(font_size 9)))
|
||||||
|
(text "reset" (rect 53 107 77 119)(font "Arial" (color 0 0 0)))
|
||||||
|
(text "en" (rect 35 123 51 138)(font "Arial" (color 128 0 0)(font_size 9)))
|
||||||
|
(text "en" (rect 53 147 64 159)(font "Arial" (color 0 0 0)))
|
||||||
|
(text "a" (rect 42 163 50 178)(font "Arial" (color 128 0 0)(font_size 9)))
|
||||||
|
(text "a" (rect 53 187 58 199)(font "Arial" (color 0 0 0)))
|
||||||
|
(text "b" (rect 42 203 50 218)(font "Arial" (color 128 0 0)(font_size 9)))
|
||||||
|
(text "b" (rect 53 227 58 239)(font "Arial" (color 0 0 0)))
|
||||||
|
(text "q" (rect 97 43 105 58)(font "Arial" (color 128 0 0)(font_size 9)))
|
||||||
|
(text "q" (rect 88 67 93 79)(font "Arial" (color 0 0 0)))
|
||||||
|
(text " altera_fp_functions " (rect 57 248 159 260)(font "Arial" ))
|
||||||
|
(line (pt 48 32)(pt 96 32))
|
||||||
|
(line (pt 96 32)(pt 96 248))
|
||||||
|
(line (pt 48 248)(pt 96 248))
|
||||||
|
(line (pt 48 32)(pt 48 248))
|
||||||
|
(line (pt 49 52)(pt 49 76))
|
||||||
|
(line (pt 50 52)(pt 50 76))
|
||||||
|
(line (pt 49 92)(pt 49 116))
|
||||||
|
(line (pt 50 92)(pt 50 116))
|
||||||
|
(line (pt 49 132)(pt 49 156))
|
||||||
|
(line (pt 50 132)(pt 50 156))
|
||||||
|
(line (pt 49 172)(pt 49 196))
|
||||||
|
(line (pt 50 172)(pt 50 196))
|
||||||
|
(line (pt 49 212)(pt 49 236))
|
||||||
|
(line (pt 50 212)(pt 50 236))
|
||||||
|
(line (pt 95 52)(pt 95 76))
|
||||||
|
(line (pt 94 52)(pt 94 76))
|
||||||
|
(line (pt 0 0)(pt 144 0))
|
||||||
|
(line (pt 144 0)(pt 144 264))
|
||||||
|
(line (pt 0 264)(pt 144 264))
|
||||||
|
(line (pt 0 0)(pt 0 264))
|
||||||
|
)
|
||||||
|
)
|
||||||
|
(symbol
|
||||||
|
(rect 472 288 536 336)
|
||||||
|
(text "AND2" (rect 1 0 25 10)(font "Arial" (font_size 6)))
|
||||||
|
(text "inst3" (rect 3 37 25 54)(font "Intel Clear" ))
|
||||||
|
(port
|
||||||
|
(pt 0 16)
|
||||||
|
(input)
|
||||||
|
(text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible))
|
||||||
|
(text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible))
|
||||||
|
(line (pt 0 16)(pt 14 16))
|
||||||
|
)
|
||||||
|
(port
|
||||||
|
(pt 0 32)
|
||||||
|
(input)
|
||||||
|
(text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible))
|
||||||
|
(text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible))
|
||||||
|
(line (pt 0 32)(pt 14 32))
|
||||||
|
)
|
||||||
|
(port
|
||||||
|
(pt 64 24)
|
||||||
|
(output)
|
||||||
|
(text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible))
|
||||||
|
(text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible))
|
||||||
|
(line (pt 42 24)(pt 64 24))
|
||||||
|
)
|
||||||
|
(drawing
|
||||||
|
(line (pt 14 12)(pt 30 12))
|
||||||
|
(line (pt 14 37)(pt 31 37))
|
||||||
|
(line (pt 14 12)(pt 14 37))
|
||||||
|
(arc (pt 31 37)(pt 30 12)(rect 18 12 43 37))
|
||||||
|
)
|
||||||
|
)
|
||||||
|
(symbol
|
||||||
|
(rect 552 304 616 384)
|
||||||
|
(text "DFF" (rect 1 0 19 10)(font "Arial" (font_size 6)))
|
||||||
|
(text "inst4" (rect 3 68 25 85)(font "Intel Clear" ))
|
||||||
|
(port
|
||||||
|
(pt 32 80)
|
||||||
|
(input)
|
||||||
|
(text "CLRN" (rect 21 59 44 71)(font "Courier New" (bold)))
|
||||||
|
(text "CLRN" (rect 21 58 44 70)(font "Courier New" (bold)))
|
||||||
|
(line (pt 32 80)(pt 32 76))
|
||||||
|
)
|
||||||
|
(port
|
||||||
|
(pt 0 40)
|
||||||
|
(input)
|
||||||
|
(text "CLK" (rect 3 29 20 41)(font "Courier New" (bold))(invisible))
|
||||||
|
(text "CLK" (rect 3 29 20 41)(font "Courier New" (bold))(invisible))
|
||||||
|
(line (pt 0 40)(pt 12 40))
|
||||||
|
)
|
||||||
|
(port
|
||||||
|
(pt 0 24)
|
||||||
|
(input)
|
||||||
|
(text "D" (rect 14 20 19 32)(font "Courier New" (bold)))
|
||||||
|
(text "D" (rect 14 20 19 32)(font "Courier New" (bold)))
|
||||||
|
(line (pt 0 24)(pt 12 24))
|
||||||
|
)
|
||||||
|
(port
|
||||||
|
(pt 32 0)
|
||||||
|
(input)
|
||||||
|
(text "PRN" (rect 24 13 41 25)(font "Courier New" (bold)))
|
||||||
|
(text "PRN" (rect 24 11 41 23)(font "Courier New" (bold)))
|
||||||
|
(line (pt 32 4)(pt 32 0))
|
||||||
|
)
|
||||||
|
(port
|
||||||
|
(pt 64 24)
|
||||||
|
(output)
|
||||||
|
(text "Q" (rect 45 20 50 32)(font "Courier New" (bold)))
|
||||||
|
(text "Q" (rect 43 20 48 32)(font "Courier New" (bold)))
|
||||||
|
(line (pt 52 24)(pt 64 24))
|
||||||
|
)
|
||||||
|
(drawing
|
||||||
|
(line (pt 19 40)(pt 12 47))
|
||||||
|
(line (pt 12 32)(pt 20 40))
|
||||||
|
(rectangle (rect 8 8 56 72))
|
||||||
|
(circle (rect 28 4 36 12))
|
||||||
|
(circle (rect 28 68 36 76))
|
||||||
|
)
|
||||||
|
)
|
||||||
|
(symbol
|
||||||
|
(rect 632 304 696 384)
|
||||||
|
(text "DFF" (rect 1 0 19 10)(font "Arial" (font_size 6)))
|
||||||
|
(text "inst5" (rect 3 68 25 85)(font "Intel Clear" ))
|
||||||
|
(port
|
||||||
|
(pt 32 80)
|
||||||
|
(input)
|
||||||
|
(text "CLRN" (rect 21 59 44 71)(font "Courier New" (bold)))
|
||||||
|
(text "CLRN" (rect 21 58 44 70)(font "Courier New" (bold)))
|
||||||
|
(line (pt 32 80)(pt 32 76))
|
||||||
|
)
|
||||||
|
(port
|
||||||
|
(pt 0 40)
|
||||||
|
(input)
|
||||||
|
(text "CLK" (rect 3 29 20 41)(font "Courier New" (bold))(invisible))
|
||||||
|
(text "CLK" (rect 3 29 20 41)(font "Courier New" (bold))(invisible))
|
||||||
|
(line (pt 0 40)(pt 12 40))
|
||||||
|
)
|
||||||
|
(port
|
||||||
|
(pt 0 24)
|
||||||
|
(input)
|
||||||
|
(text "D" (rect 14 20 19 32)(font "Courier New" (bold)))
|
||||||
|
(text "D" (rect 14 20 19 32)(font "Courier New" (bold)))
|
||||||
|
(line (pt 0 24)(pt 12 24))
|
||||||
|
)
|
||||||
|
(port
|
||||||
|
(pt 32 0)
|
||||||
|
(input)
|
||||||
|
(text "PRN" (rect 24 13 41 25)(font "Courier New" (bold)))
|
||||||
|
(text "PRN" (rect 24 11 41 23)(font "Courier New" (bold)))
|
||||||
|
(line (pt 32 4)(pt 32 0))
|
||||||
|
)
|
||||||
|
(port
|
||||||
|
(pt 64 24)
|
||||||
|
(output)
|
||||||
|
(text "Q" (rect 45 20 50 32)(font "Courier New" (bold)))
|
||||||
|
(text "Q" (rect 43 20 48 32)(font "Courier New" (bold)))
|
||||||
|
(line (pt 52 24)(pt 64 24))
|
||||||
|
)
|
||||||
|
(drawing
|
||||||
|
(line (pt 19 40)(pt 12 47))
|
||||||
|
(line (pt 12 32)(pt 20 40))
|
||||||
|
(rectangle (rect 8 8 56 72))
|
||||||
|
(circle (rect 28 4 36 12))
|
||||||
|
(circle (rect 28 68 36 76))
|
||||||
|
)
|
||||||
|
)
|
||||||
|
(symbol
|
||||||
|
(rect 648 272 680 288)
|
||||||
|
(text "VCC" (rect 7 0 27 10)(font "Arial" (font_size 6)))
|
||||||
|
(text "inst6" (rect 3 5 25 22)(font "Intel Clear" )(invisible))
|
||||||
|
(port
|
||||||
|
(pt 16 16)
|
||||||
|
(output)
|
||||||
|
(text "1" (rect 19 7 24 19)(font "Courier New" (bold))(invisible))
|
||||||
|
(text "1" (rect 19 7 24 19)(font "Courier New" (bold))(invisible))
|
||||||
|
(line (pt 16 16)(pt 16 8))
|
||||||
|
)
|
||||||
|
(drawing
|
||||||
|
(line (pt 8 8)(pt 24 8))
|
||||||
|
)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 224 248)
|
||||||
|
(pt 216 248)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 216 248)
|
||||||
|
(pt 216 120)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 224 216)
|
||||||
|
(pt 208 216)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 224 200)
|
||||||
|
(pt 200 200)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 224 184)
|
||||||
|
(pt 192 184)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 224 104)
|
||||||
|
(pt 184 104)
|
||||||
|
(bus)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 224 232)
|
||||||
|
(pt 184 232)
|
||||||
|
(bus)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 184 56)
|
||||||
|
(pt 192 56)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 192 56)
|
||||||
|
(pt 224 56)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 184 72)
|
||||||
|
(pt 200 72)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 200 72)
|
||||||
|
(pt 224 72)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 184 88)
|
||||||
|
(pt 208 88)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 208 88)
|
||||||
|
(pt 224 88)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 184 120)
|
||||||
|
(pt 216 120)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 216 120)
|
||||||
|
(pt 224 120)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 488 96)
|
||||||
|
(pt 432 96)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 432 288)
|
||||||
|
(pt 192 288)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 192 56)
|
||||||
|
(pt 192 184)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 192 184)
|
||||||
|
(pt 192 288)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 488 136)
|
||||||
|
(pt 440 136)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 440 136)
|
||||||
|
(pt 440 296)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 440 296)
|
||||||
|
(pt 200 296)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 200 72)
|
||||||
|
(pt 200 200)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 200 200)
|
||||||
|
(pt 200 296)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 488 176)
|
||||||
|
(pt 448 176)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 448 176)
|
||||||
|
(pt 448 304)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 448 304)
|
||||||
|
(pt 208 304)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 208 88)
|
||||||
|
(pt 208 216)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 208 216)
|
||||||
|
(pt 208 304)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 488 216)
|
||||||
|
(pt 480 216)
|
||||||
|
(bus)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 480 216)
|
||||||
|
(pt 480 56)
|
||||||
|
(bus)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 480 56)
|
||||||
|
(pt 424 56)
|
||||||
|
(bus)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 488 256)
|
||||||
|
(pt 472 256)
|
||||||
|
(bus)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 472 256)
|
||||||
|
(pt 472 184)
|
||||||
|
(bus)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 472 184)
|
||||||
|
(pt 424 184)
|
||||||
|
(bus)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 424 72)
|
||||||
|
(pt 464 72)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 424 200)
|
||||||
|
(pt 456 200)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 464 304)
|
||||||
|
(pt 472 304)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 464 72)
|
||||||
|
(pt 464 304)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 456 320)
|
||||||
|
(pt 472 320)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 456 200)
|
||||||
|
(pt 456 320)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 552 328)
|
||||||
|
(pt 544 328)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 544 328)
|
||||||
|
(pt 544 312)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 544 312)
|
||||||
|
(pt 536 312)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 632 328)
|
||||||
|
(pt 616 328)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 632 344)
|
||||||
|
(pt 624 344)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 432 96)
|
||||||
|
(pt 432 288)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 432 288)
|
||||||
|
(pt 432 344)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 584 304)
|
||||||
|
(pt 584 296)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 664 288)
|
||||||
|
(pt 664 296)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 664 296)
|
||||||
|
(pt 664 304)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 624 344)
|
||||||
|
(pt 624 400)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 624 400)
|
||||||
|
(pt 544 400)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 544 344)
|
||||||
|
(pt 544 400)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 432 344)
|
||||||
|
(pt 544 344)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 544 344)
|
||||||
|
(pt 552 344)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 584 384)
|
||||||
|
(pt 584 392)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 664 384)
|
||||||
|
(pt 664 392)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 712 392)
|
||||||
|
(pt 712 296)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 584 392)
|
||||||
|
(pt 664 392)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 664 392)
|
||||||
|
(pt 712 392)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 584 296)
|
||||||
|
(pt 664 296)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 664 296)
|
||||||
|
(pt 712 296)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 696 328)
|
||||||
|
(pt 704 328)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 704 328)
|
||||||
|
(pt 704 264)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 704 264)
|
||||||
|
(pt 640 264)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 640 264)
|
||||||
|
(pt 640 128)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 648 128)
|
||||||
|
(pt 640 128)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 632 96)
|
||||||
|
(pt 648 96)
|
||||||
|
(bus)
|
||||||
|
)
|
||||||
|
(junction (pt 192 56))
|
||||||
|
(junction (pt 200 72))
|
||||||
|
(junction (pt 208 88))
|
||||||
|
(junction (pt 216 120))
|
||||||
|
(junction (pt 192 184))
|
||||||
|
(junction (pt 200 200))
|
||||||
|
(junction (pt 208 216))
|
||||||
|
(junction (pt 544 344))
|
||||||
|
(junction (pt 432 288))
|
||||||
|
(junction (pt 664 296))
|
||||||
|
(junction (pt 664 392))
|
783
system_template_de1_soc/dualfunction_t.bdf
Normal file
783
system_template_de1_soc/dualfunction_t.bdf
Normal file
|
@ -0,0 +1,783 @@
|
||||||
|
/*
|
||||||
|
WARNING: Do NOT edit the input and output ports in this file in a text
|
||||||
|
editor if you plan to continue editing the block that represents it in
|
||||||
|
the Block Editor! File corruption is VERY likely to occur.
|
||||||
|
*/
|
||||||
|
/*
|
||||||
|
Copyright (C) 2020 Intel Corporation. All rights reserved.
|
||||||
|
Your use of Intel Corporation's design tools, logic functions
|
||||||
|
and other software and tools, and any partner logic
|
||||||
|
functions, and any output files from any of the foregoing
|
||||||
|
(including device programming or simulation files), and any
|
||||||
|
associated documentation or information are expressly subject
|
||||||
|
to the terms and conditions of the Intel Program License
|
||||||
|
Subscription Agreement, the Intel Quartus Prime License Agreement,
|
||||||
|
the Intel FPGA IP License Agreement, or other applicable license
|
||||||
|
agreement, including, without limitation, that your use is for
|
||||||
|
the sole purpose of programming logic devices manufactured by
|
||||||
|
Intel and sold by Intel or its authorized distributors. Please
|
||||||
|
refer to the applicable agreement for further details, at
|
||||||
|
https://fpgasoftware.intel.com/eula.
|
||||||
|
*/
|
||||||
|
(header "graphic" (version "1.4"))
|
||||||
|
(pin
|
||||||
|
(input)
|
||||||
|
(rect 16 48 184 64)
|
||||||
|
(text "INPUT" (rect 125 0 153 10)(font "Arial" (font_size 6)))
|
||||||
|
(text "clk" (rect 5 0 19 12)(font "Arial" ))
|
||||||
|
(pt 168 8)
|
||||||
|
(drawing
|
||||||
|
(line (pt 84 12)(pt 109 12))
|
||||||
|
(line (pt 84 4)(pt 109 4))
|
||||||
|
(line (pt 113 8)(pt 168 8))
|
||||||
|
(line (pt 84 12)(pt 84 4))
|
||||||
|
(line (pt 109 4)(pt 113 8))
|
||||||
|
(line (pt 109 12)(pt 113 8))
|
||||||
|
)
|
||||||
|
(text "VCC" (rect 128 7 148 17)(font "Arial" (font_size 6)))
|
||||||
|
)
|
||||||
|
(pin
|
||||||
|
(input)
|
||||||
|
(rect 16 64 184 80)
|
||||||
|
(text "INPUT" (rect 125 0 153 10)(font "Arial" (font_size 6)))
|
||||||
|
(text "reset" (rect 5 0 28 17)(font "Intel Clear" ))
|
||||||
|
(pt 168 8)
|
||||||
|
(drawing
|
||||||
|
(line (pt 84 12)(pt 109 12))
|
||||||
|
(line (pt 84 4)(pt 109 4))
|
||||||
|
(line (pt 113 8)(pt 168 8))
|
||||||
|
(line (pt 84 12)(pt 84 4))
|
||||||
|
(line (pt 109 4)(pt 113 8))
|
||||||
|
(line (pt 109 12)(pt 113 8))
|
||||||
|
)
|
||||||
|
(text "VCC" (rect 128 7 148 17)(font "Arial" (font_size 6)))
|
||||||
|
)
|
||||||
|
(pin
|
||||||
|
(input)
|
||||||
|
(rect 16 80 184 96)
|
||||||
|
(text "INPUT" (rect 125 0 153 10)(font "Arial" (font_size 6)))
|
||||||
|
(text "en" (rect 5 0 16 17)(font "Intel Clear" ))
|
||||||
|
(pt 168 8)
|
||||||
|
(drawing
|
||||||
|
(line (pt 84 12)(pt 109 12))
|
||||||
|
(line (pt 84 4)(pt 109 4))
|
||||||
|
(line (pt 113 8)(pt 168 8))
|
||||||
|
(line (pt 84 12)(pt 84 4))
|
||||||
|
(line (pt 109 4)(pt 113 8))
|
||||||
|
(line (pt 109 12)(pt 113 8))
|
||||||
|
)
|
||||||
|
(text "VCC" (rect 128 7 148 17)(font "Arial" (font_size 6)))
|
||||||
|
)
|
||||||
|
(pin
|
||||||
|
(input)
|
||||||
|
(rect 16 96 184 112)
|
||||||
|
(text "INPUT" (rect 125 0 153 10)(font "Arial" (font_size 6)))
|
||||||
|
(text "dataa[31..0]" (rect 5 0 61 17)(font "Intel Clear" ))
|
||||||
|
(pt 168 8)
|
||||||
|
(drawing
|
||||||
|
(line (pt 84 12)(pt 109 12))
|
||||||
|
(line (pt 84 4)(pt 109 4))
|
||||||
|
(line (pt 113 8)(pt 168 8))
|
||||||
|
(line (pt 84 12)(pt 84 4))
|
||||||
|
(line (pt 109 4)(pt 113 8))
|
||||||
|
(line (pt 109 12)(pt 113 8))
|
||||||
|
)
|
||||||
|
(text "VCC" (rect 128 7 148 17)(font "Arial" (font_size 6)))
|
||||||
|
)
|
||||||
|
(pin
|
||||||
|
(input)
|
||||||
|
(rect 16 224 184 240)
|
||||||
|
(text "INPUT" (rect 125 0 153 10)(font "Arial" (font_size 6)))
|
||||||
|
(text "datab[31..0]" (rect 5 0 61 17)(font "Intel Clear" ))
|
||||||
|
(pt 168 8)
|
||||||
|
(drawing
|
||||||
|
(line (pt 84 12)(pt 109 12))
|
||||||
|
(line (pt 84 4)(pt 109 4))
|
||||||
|
(line (pt 113 8)(pt 168 8))
|
||||||
|
(line (pt 84 12)(pt 84 4))
|
||||||
|
(line (pt 109 4)(pt 113 8))
|
||||||
|
(line (pt 109 12)(pt 113 8))
|
||||||
|
)
|
||||||
|
(text "VCC" (rect 128 7 148 17)(font "Arial" (font_size 6)))
|
||||||
|
)
|
||||||
|
(pin
|
||||||
|
(input)
|
||||||
|
(rect 16 112 184 128)
|
||||||
|
(text "INPUT" (rect 125 0 153 10)(font "Arial" (font_size 6)))
|
||||||
|
(text "start" (rect 5 0 27 12)(font "Arial" ))
|
||||||
|
(pt 168 8)
|
||||||
|
(drawing
|
||||||
|
(line (pt 84 12)(pt 109 12))
|
||||||
|
(line (pt 84 4)(pt 109 4))
|
||||||
|
(line (pt 113 8)(pt 168 8))
|
||||||
|
(line (pt 84 12)(pt 84 4))
|
||||||
|
(line (pt 109 4)(pt 113 8))
|
||||||
|
(line (pt 109 12)(pt 113 8))
|
||||||
|
)
|
||||||
|
(text "VCC" (rect 128 7 148 17)(font "Arial" (font_size 6)))
|
||||||
|
)
|
||||||
|
(pin
|
||||||
|
(output)
|
||||||
|
(rect 648 120 824 136)
|
||||||
|
(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
|
||||||
|
(text "done" (rect 90 0 113 17)(font "Intel Clear" ))
|
||||||
|
(pt 0 8)
|
||||||
|
(drawing
|
||||||
|
(line (pt 0 8)(pt 52 8))
|
||||||
|
(line (pt 52 4)(pt 78 4))
|
||||||
|
(line (pt 52 12)(pt 78 12))
|
||||||
|
(line (pt 52 12)(pt 52 4))
|
||||||
|
(line (pt 78 4)(pt 82 8))
|
||||||
|
(line (pt 82 8)(pt 78 12))
|
||||||
|
(line (pt 78 12)(pt 82 8))
|
||||||
|
)
|
||||||
|
)
|
||||||
|
(pin
|
||||||
|
(output)
|
||||||
|
(rect 648 88 824 104)
|
||||||
|
(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
|
||||||
|
(text "result[31..0]" (rect 90 0 149 12)(font "Arial" ))
|
||||||
|
(pt 0 8)
|
||||||
|
(drawing
|
||||||
|
(line (pt 0 8)(pt 52 8))
|
||||||
|
(line (pt 52 4)(pt 78 4))
|
||||||
|
(line (pt 52 12)(pt 78 12))
|
||||||
|
(line (pt 52 12)(pt 52 4))
|
||||||
|
(line (pt 78 4)(pt 82 8))
|
||||||
|
(line (pt 82 8)(pt 78 12))
|
||||||
|
(line (pt 78 12)(pt 82 8))
|
||||||
|
)
|
||||||
|
)
|
||||||
|
(symbol
|
||||||
|
(rect 488 24 632 288)
|
||||||
|
(text "fp_add" (rect 52 -1 96 15)(font "Arial" (font_size 10)))
|
||||||
|
(text "inst2" (rect 8 248 30 265)(font "Intel Clear" ))
|
||||||
|
(port
|
||||||
|
(pt 0 72)
|
||||||
|
(input)
|
||||||
|
(text "clk" (rect 0 0 15 14)(font "Arial" (font_size 8)))
|
||||||
|
(text "clk" (rect 4 61 19 75)(font "Arial" (font_size 8)))
|
||||||
|
(line (pt 0 72)(pt 48 72))
|
||||||
|
)
|
||||||
|
(port
|
||||||
|
(pt 0 112)
|
||||||
|
(input)
|
||||||
|
(text "areset" (rect 0 0 36 14)(font "Arial" (font_size 8)))
|
||||||
|
(text "areset" (rect 4 101 40 115)(font "Arial" (font_size 8)))
|
||||||
|
(line (pt 0 112)(pt 48 112))
|
||||||
|
)
|
||||||
|
(port
|
||||||
|
(pt 0 152)
|
||||||
|
(input)
|
||||||
|
(text "en" (rect 0 0 14 14)(font "Arial" (font_size 8)))
|
||||||
|
(text "en" (rect 4 141 18 155)(font "Arial" (font_size 8)))
|
||||||
|
(line (pt 0 152)(pt 48 152))
|
||||||
|
)
|
||||||
|
(port
|
||||||
|
(pt 0 192)
|
||||||
|
(input)
|
||||||
|
(text "a[31..0]" (rect 0 0 42 14)(font "Arial" (font_size 8)))
|
||||||
|
(text "a[31..0]" (rect 4 181 46 195)(font "Arial" (font_size 8)))
|
||||||
|
(line (pt 0 192)(pt 48 192)(line_width 3))
|
||||||
|
)
|
||||||
|
(port
|
||||||
|
(pt 0 232)
|
||||||
|
(input)
|
||||||
|
(text "b[31..0]" (rect 0 0 42 14)(font "Arial" (font_size 8)))
|
||||||
|
(text "b[31..0]" (rect 4 221 46 235)(font "Arial" (font_size 8)))
|
||||||
|
(line (pt 0 232)(pt 48 232)(line_width 3))
|
||||||
|
)
|
||||||
|
(port
|
||||||
|
(pt 144 72)
|
||||||
|
(output)
|
||||||
|
(text "q[31..0]" (rect 0 0 42 14)(font "Arial" (font_size 8)))
|
||||||
|
(text "q[31..0]" (rect 108 61 150 75)(font "Arial" (font_size 8)))
|
||||||
|
(line (pt 144 72)(pt 96 72)(line_width 3))
|
||||||
|
)
|
||||||
|
(drawing
|
||||||
|
(text "clk" (rect 33 43 50 58)(font "Arial" (color 128 0 0)(font_size 9)))
|
||||||
|
(text "clk" (rect 53 67 67 79)(font "Arial" (color 0 0 0)))
|
||||||
|
(text "areset" (rect 12 83 53 98)(font "Arial" (color 128 0 0)(font_size 9)))
|
||||||
|
(text "reset" (rect 53 107 77 119)(font "Arial" (color 0 0 0)))
|
||||||
|
(text "en" (rect 35 123 51 138)(font "Arial" (color 128 0 0)(font_size 9)))
|
||||||
|
(text "en" (rect 53 147 64 159)(font "Arial" (color 0 0 0)))
|
||||||
|
(text "a" (rect 42 163 50 178)(font "Arial" (color 128 0 0)(font_size 9)))
|
||||||
|
(text "a" (rect 53 187 58 199)(font "Arial" (color 0 0 0)))
|
||||||
|
(text "b" (rect 42 203 50 218)(font "Arial" (color 128 0 0)(font_size 9)))
|
||||||
|
(text "b" (rect 53 227 58 239)(font "Arial" (color 0 0 0)))
|
||||||
|
(text "q" (rect 97 43 105 58)(font "Arial" (color 128 0 0)(font_size 9)))
|
||||||
|
(text "q" (rect 88 67 93 79)(font "Arial" (color 0 0 0)))
|
||||||
|
(text " altera_fp_functions " (rect 57 248 159 260)(font "Arial" ))
|
||||||
|
(line (pt 48 32)(pt 96 32))
|
||||||
|
(line (pt 96 32)(pt 96 248))
|
||||||
|
(line (pt 48 248)(pt 96 248))
|
||||||
|
(line (pt 48 32)(pt 48 248))
|
||||||
|
(line (pt 49 52)(pt 49 76))
|
||||||
|
(line (pt 50 52)(pt 50 76))
|
||||||
|
(line (pt 49 92)(pt 49 116))
|
||||||
|
(line (pt 50 92)(pt 50 116))
|
||||||
|
(line (pt 49 132)(pt 49 156))
|
||||||
|
(line (pt 50 132)(pt 50 156))
|
||||||
|
(line (pt 49 172)(pt 49 196))
|
||||||
|
(line (pt 50 172)(pt 50 196))
|
||||||
|
(line (pt 49 212)(pt 49 236))
|
||||||
|
(line (pt 50 212)(pt 50 236))
|
||||||
|
(line (pt 95 52)(pt 95 76))
|
||||||
|
(line (pt 94 52)(pt 94 76))
|
||||||
|
(line (pt 0 0)(pt 144 0))
|
||||||
|
(line (pt 144 0)(pt 144 264))
|
||||||
|
(line (pt 0 264)(pt 144 264))
|
||||||
|
(line (pt 0 0)(pt 0 264))
|
||||||
|
)
|
||||||
|
)
|
||||||
|
(symbol
|
||||||
|
(rect 472 288 536 336)
|
||||||
|
(text "AND2" (rect 1 0 25 10)(font "Arial" (font_size 6)))
|
||||||
|
(text "inst3" (rect 3 37 25 54)(font "Intel Clear" ))
|
||||||
|
(port
|
||||||
|
(pt 0 16)
|
||||||
|
(input)
|
||||||
|
(text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible))
|
||||||
|
(text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible))
|
||||||
|
(line (pt 0 16)(pt 14 16))
|
||||||
|
)
|
||||||
|
(port
|
||||||
|
(pt 0 32)
|
||||||
|
(input)
|
||||||
|
(text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible))
|
||||||
|
(text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible))
|
||||||
|
(line (pt 0 32)(pt 14 32))
|
||||||
|
)
|
||||||
|
(port
|
||||||
|
(pt 64 24)
|
||||||
|
(output)
|
||||||
|
(text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible))
|
||||||
|
(text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible))
|
||||||
|
(line (pt 42 24)(pt 64 24))
|
||||||
|
)
|
||||||
|
(drawing
|
||||||
|
(line (pt 14 12)(pt 30 12))
|
||||||
|
(line (pt 14 37)(pt 31 37))
|
||||||
|
(line (pt 14 12)(pt 14 37))
|
||||||
|
(arc (pt 31 37)(pt 30 12)(rect 18 12 43 37))
|
||||||
|
)
|
||||||
|
)
|
||||||
|
(symbol
|
||||||
|
(rect 552 304 616 384)
|
||||||
|
(text "DFF" (rect 1 0 19 10)(font "Arial" (font_size 6)))
|
||||||
|
(text "inst4" (rect 3 68 25 85)(font "Intel Clear" ))
|
||||||
|
(port
|
||||||
|
(pt 32 80)
|
||||||
|
(input)
|
||||||
|
(text "CLRN" (rect 21 59 44 71)(font "Courier New" (bold)))
|
||||||
|
(text "CLRN" (rect 21 58 44 70)(font "Courier New" (bold)))
|
||||||
|
(line (pt 32 80)(pt 32 76))
|
||||||
|
)
|
||||||
|
(port
|
||||||
|
(pt 0 40)
|
||||||
|
(input)
|
||||||
|
(text "CLK" (rect 3 29 20 41)(font "Courier New" (bold))(invisible))
|
||||||
|
(text "CLK" (rect 3 29 20 41)(font "Courier New" (bold))(invisible))
|
||||||
|
(line (pt 0 40)(pt 12 40))
|
||||||
|
)
|
||||||
|
(port
|
||||||
|
(pt 0 24)
|
||||||
|
(input)
|
||||||
|
(text "D" (rect 14 20 19 32)(font "Courier New" (bold)))
|
||||||
|
(text "D" (rect 14 20 19 32)(font "Courier New" (bold)))
|
||||||
|
(line (pt 0 24)(pt 12 24))
|
||||||
|
)
|
||||||
|
(port
|
||||||
|
(pt 32 0)
|
||||||
|
(input)
|
||||||
|
(text "PRN" (rect 24 13 41 25)(font "Courier New" (bold)))
|
||||||
|
(text "PRN" (rect 24 11 41 23)(font "Courier New" (bold)))
|
||||||
|
(line (pt 32 4)(pt 32 0))
|
||||||
|
)
|
||||||
|
(port
|
||||||
|
(pt 64 24)
|
||||||
|
(output)
|
||||||
|
(text "Q" (rect 45 20 50 32)(font "Courier New" (bold)))
|
||||||
|
(text "Q" (rect 43 20 48 32)(font "Courier New" (bold)))
|
||||||
|
(line (pt 52 24)(pt 64 24))
|
||||||
|
)
|
||||||
|
(drawing
|
||||||
|
(line (pt 19 40)(pt 12 47))
|
||||||
|
(line (pt 12 32)(pt 20 40))
|
||||||
|
(rectangle (rect 8 8 56 72))
|
||||||
|
(circle (rect 28 4 36 12))
|
||||||
|
(circle (rect 28 68 36 76))
|
||||||
|
)
|
||||||
|
)
|
||||||
|
(symbol
|
||||||
|
(rect 632 304 696 384)
|
||||||
|
(text "DFF" (rect 1 0 19 10)(font "Arial" (font_size 6)))
|
||||||
|
(text "inst5" (rect 3 68 25 85)(font "Intel Clear" ))
|
||||||
|
(port
|
||||||
|
(pt 32 80)
|
||||||
|
(input)
|
||||||
|
(text "CLRN" (rect 21 59 44 71)(font "Courier New" (bold)))
|
||||||
|
(text "CLRN" (rect 21 58 44 70)(font "Courier New" (bold)))
|
||||||
|
(line (pt 32 80)(pt 32 76))
|
||||||
|
)
|
||||||
|
(port
|
||||||
|
(pt 0 40)
|
||||||
|
(input)
|
||||||
|
(text "CLK" (rect 3 29 20 41)(font "Courier New" (bold))(invisible))
|
||||||
|
(text "CLK" (rect 3 29 20 41)(font "Courier New" (bold))(invisible))
|
||||||
|
(line (pt 0 40)(pt 12 40))
|
||||||
|
)
|
||||||
|
(port
|
||||||
|
(pt 0 24)
|
||||||
|
(input)
|
||||||
|
(text "D" (rect 14 20 19 32)(font "Courier New" (bold)))
|
||||||
|
(text "D" (rect 14 20 19 32)(font "Courier New" (bold)))
|
||||||
|
(line (pt 0 24)(pt 12 24))
|
||||||
|
)
|
||||||
|
(port
|
||||||
|
(pt 32 0)
|
||||||
|
(input)
|
||||||
|
(text "PRN" (rect 24 13 41 25)(font "Courier New" (bold)))
|
||||||
|
(text "PRN" (rect 24 11 41 23)(font "Courier New" (bold)))
|
||||||
|
(line (pt 32 4)(pt 32 0))
|
||||||
|
)
|
||||||
|
(port
|
||||||
|
(pt 64 24)
|
||||||
|
(output)
|
||||||
|
(text "Q" (rect 45 20 50 32)(font "Courier New" (bold)))
|
||||||
|
(text "Q" (rect 43 20 48 32)(font "Courier New" (bold)))
|
||||||
|
(line (pt 52 24)(pt 64 24))
|
||||||
|
)
|
||||||
|
(drawing
|
||||||
|
(line (pt 19 40)(pt 12 47))
|
||||||
|
(line (pt 12 32)(pt 20 40))
|
||||||
|
(rectangle (rect 8 8 56 72))
|
||||||
|
(circle (rect 28 4 36 12))
|
||||||
|
(circle (rect 28 68 36 76))
|
||||||
|
)
|
||||||
|
)
|
||||||
|
(symbol
|
||||||
|
(rect 648 272 680 288)
|
||||||
|
(text "VCC" (rect 7 0 27 10)(font "Arial" (font_size 6)))
|
||||||
|
(text "inst6" (rect 3 5 25 22)(font "Intel Clear" )(invisible))
|
||||||
|
(port
|
||||||
|
(pt 16 16)
|
||||||
|
(output)
|
||||||
|
(text "1" (rect 19 7 24 19)(font "Courier New" (bold))(invisible))
|
||||||
|
(text "1" (rect 19 7 24 19)(font "Courier New" (bold))(invisible))
|
||||||
|
(line (pt 16 16)(pt 16 8))
|
||||||
|
)
|
||||||
|
(drawing
|
||||||
|
(line (pt 8 8)(pt 24 8))
|
||||||
|
)
|
||||||
|
)
|
||||||
|
(symbol
|
||||||
|
(rect 224 24 424 152)
|
||||||
|
(text "fullfunction_t" (rect 5 0 82 19)(font "Intel Clear" (font_size 8)))
|
||||||
|
(text "inst" (rect 8 107 24 124)(font "Intel Clear" ))
|
||||||
|
(port
|
||||||
|
(pt 0 32)
|
||||||
|
(input)
|
||||||
|
(text "clk" (rect 0 0 16 19)(font "Intel Clear" (font_size 8)))
|
||||||
|
(text "clk" (rect 21 27 37 46)(font "Intel Clear" (font_size 8)))
|
||||||
|
(line (pt 0 32)(pt 16 32))
|
||||||
|
)
|
||||||
|
(port
|
||||||
|
(pt 0 48)
|
||||||
|
(input)
|
||||||
|
(text "reset" (rect 0 0 29 19)(font "Intel Clear" (font_size 8)))
|
||||||
|
(text "reset" (rect 21 43 50 62)(font "Intel Clear" (font_size 8)))
|
||||||
|
(line (pt 0 48)(pt 16 48))
|
||||||
|
)
|
||||||
|
(port
|
||||||
|
(pt 0 64)
|
||||||
|
(input)
|
||||||
|
(text "en" (rect 0 0 14 19)(font "Intel Clear" (font_size 8)))
|
||||||
|
(text "en" (rect 21 59 35 78)(font "Intel Clear" (font_size 8)))
|
||||||
|
(line (pt 0 64)(pt 16 64))
|
||||||
|
)
|
||||||
|
(port
|
||||||
|
(pt 0 80)
|
||||||
|
(input)
|
||||||
|
(text "dataa[31..0]" (rect 0 0 73 19)(font "Intel Clear" (font_size 8)))
|
||||||
|
(text "dataa[31..0]" (rect 21 75 94 94)(font "Intel Clear" (font_size 8)))
|
||||||
|
(line (pt 0 80)(pt 16 80)(line_width 3))
|
||||||
|
)
|
||||||
|
(port
|
||||||
|
(pt 0 96)
|
||||||
|
(input)
|
||||||
|
(text "start" (rect 0 0 27 19)(font "Intel Clear" (font_size 8)))
|
||||||
|
(text "start" (rect 21 91 48 110)(font "Intel Clear" (font_size 8)))
|
||||||
|
(line (pt 0 96)(pt 16 96))
|
||||||
|
)
|
||||||
|
(port
|
||||||
|
(pt 200 32)
|
||||||
|
(output)
|
||||||
|
(text "result[31..0]" (rect 0 0 71 19)(font "Intel Clear" (font_size 8)))
|
||||||
|
(text "result[31..0]" (rect 108 27 179 46)(font "Intel Clear" (font_size 8)))
|
||||||
|
(line (pt 200 32)(pt 184 32)(line_width 3))
|
||||||
|
)
|
||||||
|
(port
|
||||||
|
(pt 200 48)
|
||||||
|
(output)
|
||||||
|
(text "done" (rect 0 0 29 19)(font "Intel Clear" (font_size 8)))
|
||||||
|
(text "done" (rect 150 43 179 62)(font "Intel Clear" (font_size 8)))
|
||||||
|
(line (pt 200 48)(pt 184 48))
|
||||||
|
)
|
||||||
|
(drawing
|
||||||
|
(rectangle (rect 16 16 184 112))
|
||||||
|
)
|
||||||
|
)
|
||||||
|
(symbol
|
||||||
|
(rect 224 152 424 280)
|
||||||
|
(text "fullfunction_t" (rect 5 0 82 19)(font "Intel Clear" (font_size 8)))
|
||||||
|
(text "inst1" (rect 8 107 30 124)(font "Intel Clear" ))
|
||||||
|
(port
|
||||||
|
(pt 0 32)
|
||||||
|
(input)
|
||||||
|
(text "clk" (rect 0 0 16 19)(font "Intel Clear" (font_size 8)))
|
||||||
|
(text "clk" (rect 21 27 37 46)(font "Intel Clear" (font_size 8)))
|
||||||
|
(line (pt 0 32)(pt 16 32))
|
||||||
|
)
|
||||||
|
(port
|
||||||
|
(pt 0 48)
|
||||||
|
(input)
|
||||||
|
(text "reset" (rect 0 0 29 19)(font "Intel Clear" (font_size 8)))
|
||||||
|
(text "reset" (rect 21 43 50 62)(font "Intel Clear" (font_size 8)))
|
||||||
|
(line (pt 0 48)(pt 16 48))
|
||||||
|
)
|
||||||
|
(port
|
||||||
|
(pt 0 64)
|
||||||
|
(input)
|
||||||
|
(text "en" (rect 0 0 14 19)(font "Intel Clear" (font_size 8)))
|
||||||
|
(text "en" (rect 21 59 35 78)(font "Intel Clear" (font_size 8)))
|
||||||
|
(line (pt 0 64)(pt 16 64))
|
||||||
|
)
|
||||||
|
(port
|
||||||
|
(pt 0 80)
|
||||||
|
(input)
|
||||||
|
(text "dataa[31..0]" (rect 0 0 73 19)(font "Intel Clear" (font_size 8)))
|
||||||
|
(text "dataa[31..0]" (rect 21 75 94 94)(font "Intel Clear" (font_size 8)))
|
||||||
|
(line (pt 0 80)(pt 16 80)(line_width 3))
|
||||||
|
)
|
||||||
|
(port
|
||||||
|
(pt 0 96)
|
||||||
|
(input)
|
||||||
|
(text "start" (rect 0 0 27 19)(font "Intel Clear" (font_size 8)))
|
||||||
|
(text "start" (rect 21 91 48 110)(font "Intel Clear" (font_size 8)))
|
||||||
|
(line (pt 0 96)(pt 16 96))
|
||||||
|
)
|
||||||
|
(port
|
||||||
|
(pt 200 32)
|
||||||
|
(output)
|
||||||
|
(text "result[31..0]" (rect 0 0 71 19)(font "Intel Clear" (font_size 8)))
|
||||||
|
(text "result[31..0]" (rect 108 27 179 46)(font "Intel Clear" (font_size 8)))
|
||||||
|
(line (pt 200 32)(pt 184 32)(line_width 3))
|
||||||
|
)
|
||||||
|
(port
|
||||||
|
(pt 200 48)
|
||||||
|
(output)
|
||||||
|
(text "done" (rect 0 0 29 19)(font "Intel Clear" (font_size 8)))
|
||||||
|
(text "done" (rect 150 43 179 62)(font "Intel Clear" (font_size 8)))
|
||||||
|
(line (pt 200 48)(pt 184 48))
|
||||||
|
)
|
||||||
|
(drawing
|
||||||
|
(rectangle (rect 16 16 184 112))
|
||||||
|
)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 224 248)
|
||||||
|
(pt 216 248)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 216 248)
|
||||||
|
(pt 216 120)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 224 216)
|
||||||
|
(pt 208 216)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 224 200)
|
||||||
|
(pt 200 200)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 224 184)
|
||||||
|
(pt 192 184)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 224 104)
|
||||||
|
(pt 184 104)
|
||||||
|
(bus)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 224 232)
|
||||||
|
(pt 184 232)
|
||||||
|
(bus)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 184 56)
|
||||||
|
(pt 192 56)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 192 56)
|
||||||
|
(pt 224 56)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 184 72)
|
||||||
|
(pt 200 72)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 200 72)
|
||||||
|
(pt 224 72)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 184 88)
|
||||||
|
(pt 208 88)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 208 88)
|
||||||
|
(pt 224 88)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 184 120)
|
||||||
|
(pt 216 120)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 216 120)
|
||||||
|
(pt 224 120)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 488 96)
|
||||||
|
(pt 432 96)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 432 288)
|
||||||
|
(pt 192 288)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 192 56)
|
||||||
|
(pt 192 184)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 192 184)
|
||||||
|
(pt 192 288)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 488 136)
|
||||||
|
(pt 440 136)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 440 136)
|
||||||
|
(pt 440 296)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 440 296)
|
||||||
|
(pt 200 296)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 200 72)
|
||||||
|
(pt 200 200)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 200 200)
|
||||||
|
(pt 200 296)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 488 176)
|
||||||
|
(pt 448 176)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 448 176)
|
||||||
|
(pt 448 304)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 448 304)
|
||||||
|
(pt 208 304)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 208 88)
|
||||||
|
(pt 208 216)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 208 216)
|
||||||
|
(pt 208 304)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 488 216)
|
||||||
|
(pt 480 216)
|
||||||
|
(bus)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 480 216)
|
||||||
|
(pt 480 56)
|
||||||
|
(bus)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 480 56)
|
||||||
|
(pt 424 56)
|
||||||
|
(bus)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 488 256)
|
||||||
|
(pt 472 256)
|
||||||
|
(bus)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 472 256)
|
||||||
|
(pt 472 184)
|
||||||
|
(bus)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 472 184)
|
||||||
|
(pt 424 184)
|
||||||
|
(bus)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 424 72)
|
||||||
|
(pt 464 72)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 424 200)
|
||||||
|
(pt 456 200)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 464 304)
|
||||||
|
(pt 472 304)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 464 72)
|
||||||
|
(pt 464 304)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 456 320)
|
||||||
|
(pt 472 320)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 456 200)
|
||||||
|
(pt 456 320)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 552 328)
|
||||||
|
(pt 544 328)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 544 328)
|
||||||
|
(pt 544 312)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 544 312)
|
||||||
|
(pt 536 312)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 632 328)
|
||||||
|
(pt 616 328)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 632 344)
|
||||||
|
(pt 624 344)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 432 96)
|
||||||
|
(pt 432 288)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 432 288)
|
||||||
|
(pt 432 344)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 584 304)
|
||||||
|
(pt 584 296)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 664 288)
|
||||||
|
(pt 664 296)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 664 296)
|
||||||
|
(pt 664 304)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 624 344)
|
||||||
|
(pt 624 400)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 624 400)
|
||||||
|
(pt 544 400)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 544 344)
|
||||||
|
(pt 544 400)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 432 344)
|
||||||
|
(pt 544 344)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 544 344)
|
||||||
|
(pt 552 344)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 584 384)
|
||||||
|
(pt 584 392)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 664 384)
|
||||||
|
(pt 664 392)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 712 392)
|
||||||
|
(pt 712 296)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 584 392)
|
||||||
|
(pt 664 392)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 664 392)
|
||||||
|
(pt 712 392)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 584 296)
|
||||||
|
(pt 664 296)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 664 296)
|
||||||
|
(pt 712 296)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 696 328)
|
||||||
|
(pt 704 328)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 704 328)
|
||||||
|
(pt 704 264)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 704 264)
|
||||||
|
(pt 640 264)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 640 264)
|
||||||
|
(pt 640 128)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 648 128)
|
||||||
|
(pt 640 128)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 632 96)
|
||||||
|
(pt 648 96)
|
||||||
|
(bus)
|
||||||
|
)
|
||||||
|
(junction (pt 192 56))
|
||||||
|
(junction (pt 200 72))
|
||||||
|
(junction (pt 208 88))
|
||||||
|
(junction (pt 216 120))
|
||||||
|
(junction (pt 192 184))
|
||||||
|
(junction (pt 200 200))
|
||||||
|
(junction (pt 208 216))
|
||||||
|
(junction (pt 544 344))
|
||||||
|
(junction (pt 432 288))
|
||||||
|
(junction (pt 664 296))
|
||||||
|
(junction (pt 664 392))
|
9238
system_template_de1_soc/first_nios2_system.sopcinfo
Normal file
9238
system_template_de1_soc/first_nios2_system.sopcinfo
Normal file
File diff suppressed because one or more lines are too long
86
system_template_de1_soc/fix_to_fp.qip
Normal file
86
system_template_de1_soc/fix_to_fp.qip
Normal file
|
@ -0,0 +1,86 @@
|
||||||
|
set_global_assignment -entity "fix_to_fp" -library "fix_to_fp" -name IP_TOOL_NAME "altera_fp_functions"
|
||||||
|
set_global_assignment -entity "fix_to_fp" -library "fix_to_fp" -name IP_TOOL_VERSION "20.1"
|
||||||
|
set_global_assignment -entity "fix_to_fp" -library "fix_to_fp" -name IP_TOOL_ENV "mwpim"
|
||||||
|
set_global_assignment -library "fix_to_fp" -name MISC_FILE [file join $::quartus(qip_path) "fix_to_fp.cmp"]
|
||||||
|
set_global_assignment -entity "fix_to_fp" -library "fix_to_fp" -name IP_TARGETED_DEVICE_FAMILY "Cyclone V"
|
||||||
|
set_global_assignment -entity "fix_to_fp" -library "fix_to_fp" -name IP_GENERATED_DEVICE_FAMILY "{Cyclone V}"
|
||||||
|
set_global_assignment -entity "fix_to_fp" -library "fix_to_fp" -name IP_QSYS_MODE "UNKNOWN"
|
||||||
|
set_global_assignment -name SYNTHESIS_ONLY_QIP ON
|
||||||
|
set_global_assignment -entity "fix_to_fp" -library "fix_to_fp" -name IP_COMPONENT_NAME "Zml4X3RvX2Zw"
|
||||||
|
set_global_assignment -entity "fix_to_fp" -library "fix_to_fp" -name IP_COMPONENT_DISPLAY_NAME "RlBfRlVOQ1RJT05TIEludGVsIEZQR0EgSVA="
|
||||||
|
set_global_assignment -entity "fix_to_fp" -library "fix_to_fp" -name IP_COMPONENT_REPORT_HIERARCHY "Off"
|
||||||
|
set_global_assignment -entity "fix_to_fp" -library "fix_to_fp" -name IP_COMPONENT_INTERNAL "Off"
|
||||||
|
set_global_assignment -entity "fix_to_fp" -library "fix_to_fp" -name IP_COMPONENT_AUTHOR "SW50ZWwgQ29ycG9yYXRpb24="
|
||||||
|
set_global_assignment -entity "fix_to_fp" -library "fix_to_fp" -name IP_COMPONENT_VERSION "MjAuMQ=="
|
||||||
|
set_global_assignment -entity "fix_to_fp" -library "fix_to_fp" -name IP_COMPONENT_DESCRIPTION "QSBjb2xsZWN0aW9uIG9mIGZsb2F0aW5nIHBvaW50IGZ1bmN0aW9ucw=="
|
||||||
|
set_global_assignment -entity "fix_to_fp_0002" -library "fix_to_fp" -name IP_COMPONENT_NAME "Zml4X3RvX2ZwXzAwMDI="
|
||||||
|
set_global_assignment -entity "fix_to_fp_0002" -library "fix_to_fp" -name IP_COMPONENT_DISPLAY_NAME "RlBfRlVOQ1RJT05TIEludGVsIEZQR0EgSVA="
|
||||||
|
set_global_assignment -entity "fix_to_fp_0002" -library "fix_to_fp" -name IP_COMPONENT_REPORT_HIERARCHY "Off"
|
||||||
|
set_global_assignment -entity "fix_to_fp_0002" -library "fix_to_fp" -name IP_COMPONENT_INTERNAL "Off"
|
||||||
|
set_global_assignment -entity "fix_to_fp_0002" -library "fix_to_fp" -name IP_COMPONENT_AUTHOR "SW50ZWwgQ29ycG9yYXRpb24="
|
||||||
|
set_global_assignment -entity "fix_to_fp_0002" -library "fix_to_fp" -name IP_COMPONENT_VERSION "MjAuMQ=="
|
||||||
|
set_global_assignment -entity "fix_to_fp_0002" -library "fix_to_fp" -name IP_COMPONENT_DESCRIPTION "QSBjb2xsZWN0aW9uIG9mIGZsb2F0aW5nIHBvaW50IGZ1bmN0aW9ucw=="
|
||||||
|
set_global_assignment -entity "fix_to_fp_0002" -library "fix_to_fp" -name IP_COMPONENT_PARAMETER "RlVOQ1RJT05fRkFNSUxZ::Q09OVkVSVA==::RmFtaWx5"
|
||||||
|
set_global_assignment -entity "fix_to_fp_0002" -library "fix_to_fp" -name IP_COMPONENT_PARAMETER "QVJJVEhfZnVuY3Rpb24=::QURE::TmFtZQ=="
|
||||||
|
set_global_assignment -entity "fix_to_fp_0002" -library "fix_to_fp" -name IP_COMPONENT_PARAMETER "Q09OVkVSVF9mdW5jdGlvbg==::RlhQX0ZQ::TmFtZQ=="
|
||||||
|
set_global_assignment -entity "fix_to_fp_0002" -library "fix_to_fp" -name IP_COMPONENT_PARAMETER "QUxMX2Z1bmN0aW9u::QURE::TmFtZQ=="
|
||||||
|
set_global_assignment -entity "fix_to_fp_0002" -library "fix_to_fp" -name IP_COMPONENT_PARAMETER "RVhQX0xPR19mdW5jdGlvbg==::RVhQRQ==::TmFtZQ=="
|
||||||
|
set_global_assignment -entity "fix_to_fp_0002" -library "fix_to_fp" -name IP_COMPONENT_PARAMETER "VFJJR19mdW5jdGlvbg==::U0lO::TmFtZQ=="
|
||||||
|
set_global_assignment -entity "fix_to_fp_0002" -library "fix_to_fp" -name IP_COMPONENT_PARAMETER "Q09NUEFSRV9mdW5jdGlvbg==::TUlO::TmFtZQ=="
|
||||||
|
set_global_assignment -entity "fix_to_fp_0002" -library "fix_to_fp" -name IP_COMPONENT_PARAMETER "Uk9PVFNfZnVuY3Rpb24=::U1FSVA==::TmFtZQ=="
|
||||||
|
set_global_assignment -entity "fix_to_fp_0002" -library "fix_to_fp" -name IP_COMPONENT_PARAMETER "ZGVyaXZlZGZ1bmN0aW9u::RlhQX0ZQ::ZGVyaXZlZGZ1bmN0aW9u"
|
||||||
|
set_global_assignment -entity "fix_to_fp_0002" -library "fix_to_fp" -name IP_COMPONENT_PARAMETER "ZnBfZm9ybWF0::c2luZ2xl::Rm9ybWF0"
|
||||||
|
set_global_assignment -entity "fix_to_fp_0002" -library "fix_to_fp" -name IP_COMPONENT_PARAMETER "ZnBfZXhw::OA==::RXhwb25lbnQ="
|
||||||
|
set_global_assignment -entity "fix_to_fp_0002" -library "fix_to_fp" -name IP_COMPONENT_PARAMETER "ZnBfZXhwX2Rlcml2ZWQ=::OA==::ZnBfZXhwX2Rlcml2ZWQ="
|
||||||
|
set_global_assignment -entity "fix_to_fp_0002" -library "fix_to_fp" -name IP_COMPONENT_PARAMETER "ZnBfbWFu::MjM=::TWFudGlzc2E="
|
||||||
|
set_global_assignment -entity "fix_to_fp_0002" -library "fix_to_fp" -name IP_COMPONENT_PARAMETER "ZnBfbWFuX2Rlcml2ZWQ=::MjM=::ZnBfbWFuX2Rlcml2ZWQ="
|
||||||
|
set_global_assignment -entity "fix_to_fp_0002" -library "fix_to_fp" -name IP_COMPONENT_PARAMETER "ZXhwb25lbnRfd2lkdGg=::MjM=::RXhwb25lbnQgV2lkdGg="
|
||||||
|
set_global_assignment -entity "fix_to_fp_0002" -library "fix_to_fp" -name IP_COMPONENT_PARAMETER "ZnJlcXVlbmN5X3RhcmdldA==::NTA=::VGFyZ2V0"
|
||||||
|
set_global_assignment -entity "fix_to_fp_0002" -library "fix_to_fp" -name IP_COMPONENT_PARAMETER "bGF0ZW5jeV90YXJnZXQ=::Mg==::VGFyZ2V0"
|
||||||
|
set_global_assignment -entity "fix_to_fp_0002" -library "fix_to_fp" -name IP_COMPONENT_PARAMETER "cGVyZm9ybWFuY2VfZ29hbA==::Y29tYmluZWQ=::R29hbA=="
|
||||||
|
set_global_assignment -entity "fix_to_fp_0002" -library "fix_to_fp" -name IP_COMPONENT_PARAMETER "cm91bmRpbmdfbW9kZQ==::bmVhcmVzdCB3aXRoIHRpZSBicmVha2luZyBhd2F5IGZyb20gemVybw==::TW9kZQ=="
|
||||||
|
set_global_assignment -entity "fix_to_fp_0002" -library "fix_to_fp" -name IP_COMPONENT_PARAMETER "cm91bmRpbmdfbW9kZV9kZXJpdmVk::bmVhcmVzdCB3aXRoIHRpZSBicmVha2luZyB0byBldmVu::TW9kZQ=="
|
||||||
|
set_global_assignment -entity "fix_to_fp_0002" -library "fix_to_fp" -name IP_COMPONENT_PARAMETER "dXNlX3JvdW5kaW5nX21vZGU=::ZmFsc2U=::dXNlX3JvdW5kaW5nX21vZGU="
|
||||||
|
set_global_assignment -entity "fix_to_fp_0002" -library "fix_to_fp" -name IP_COMPONENT_PARAMETER "ZmFpdGhmdWxfcm91bmRpbmc=::ZmFsc2U=::UmVsYXggcm91bmRpbmcgdG8gcm91bmQgdXAgb3IgZG93biB0byByZWR1Y2UgcmVzb3VyY2UgdXNhZ2U="
|
||||||
|
set_global_assignment -entity "fix_to_fp_0002" -library "fix_to_fp" -name IP_COMPONENT_PARAMETER "Z2VuX2VuYWJsZQ==::dHJ1ZQ==::R2VuZXJhdGUgYW4gZW5hYmxlIHBvcnQ="
|
||||||
|
set_global_assignment -entity "fix_to_fp_0002" -library "fix_to_fp" -name IP_COMPONENT_PARAMETER "ZGl2aWRlX3R5cGU=::MA==::TWV0aG9k"
|
||||||
|
set_global_assignment -entity "fix_to_fp_0002" -library "fix_to_fp" -name IP_COMPONENT_PARAMETER "c2VsZWN0X3NpZ25hbF9lbmFibGU=::ZmFsc2U=::VXNlIFNlbGVjdCBTaWduYWw="
|
||||||
|
set_global_assignment -entity "fix_to_fp_0002" -library "fix_to_fp" -name IP_COMPONENT_PARAMETER "c2NhbGVfYnlfcGk=::ZmFsc2U=::UmVwcmVzZW50IGFuZ2xlIGFzIG11bHRpcGxlIG9mIFBp"
|
||||||
|
set_global_assignment -entity "fix_to_fp_0002" -library "fix_to_fp" -name IP_COMPONENT_PARAMETER "bnVtYmVyX29mX2lucHV0cw==::Mg==::SW5wdXQgVmVjdG9yIERpbWVuc2lvbg=="
|
||||||
|
set_global_assignment -entity "fix_to_fp_0002" -library "fix_to_fp" -name IP_COMPONENT_PARAMETER "dHJpZ19ub19yYW5nZV9yZWR1Y3Rpb24=::ZmFsc2U=::SW5wdXRzIGFyZSB3aXRoaW4gcmFuZ2UgLTJwaSB0byArMnBp"
|
||||||
|
set_global_assignment -entity "fix_to_fp_0002" -library "fix_to_fp" -name IP_COMPONENT_PARAMETER "cmVwb3J0X3Jlc291cmNlc190b194bWw=::ZmFsc2U=::cmVwb3J0X3Jlc291cmNlc190b194bWw="
|
||||||
|
set_global_assignment -entity "fix_to_fp_0002" -library "fix_to_fp" -name IP_COMPONENT_PARAMETER "ZnhwdF93aWR0aA==::MzI=::V2lkdGg="
|
||||||
|
set_global_assignment -entity "fix_to_fp_0002" -library "fix_to_fp" -name IP_COMPONENT_PARAMETER "ZnhwdF9mcmFjdGlvbg==::MzA=::RnJhY3Rpb24="
|
||||||
|
set_global_assignment -entity "fix_to_fp_0002" -library "fix_to_fp" -name IP_COMPONENT_PARAMETER "ZnhwdF9zaWdu::MQ==::U2lnbg=="
|
||||||
|
set_global_assignment -entity "fix_to_fp_0002" -library "fix_to_fp" -name IP_COMPONENT_PARAMETER "ZnJlcXVlbmN5X2ZlZWRiYWNr::NDM=::ZnJlcXVlbmN5X2ZlZWRiYWNr"
|
||||||
|
set_global_assignment -entity "fix_to_fp_0002" -library "fix_to_fp" -name IP_COMPONENT_PARAMETER "bGF0ZW5jeV9mZWVkYmFjaw==::Mg==::bGF0ZW5jeV9mZWVkYmFjaw=="
|
||||||
|
set_global_assignment -entity "fix_to_fp_0002" -library "fix_to_fp" -name IP_COMPONENT_PARAMETER "Zm9yY2VfZWxhYm9yYXRl::MA==::Zm9yY2VfZWxhYm9yYXRl"
|
||||||
|
set_global_assignment -entity "fix_to_fp_0002" -library "fix_to_fp" -name IP_COMPONENT_PARAMETER "ZnBfb3V0X2Zvcm1hdA==::c2luZ2xl::T3V0cHV0IEZvcm1hdA=="
|
||||||
|
set_global_assignment -entity "fix_to_fp_0002" -library "fix_to_fp" -name IP_COMPONENT_PARAMETER "ZnBfb3V0X2V4cA==::OA==::T3V0cHV0IEV4cG9uZW50"
|
||||||
|
set_global_assignment -entity "fix_to_fp_0002" -library "fix_to_fp" -name IP_COMPONENT_PARAMETER "ZnBfb3V0X2V4cF9kZXJpdmVk::OA==::ZnBfb3V0X2V4cF9kZXJpdmVk"
|
||||||
|
set_global_assignment -entity "fix_to_fp_0002" -library "fix_to_fp" -name IP_COMPONENT_PARAMETER "ZnBfb3V0X21hbg==::MjM=::T3V0cHV0IE1hbnRpc3Nh"
|
||||||
|
set_global_assignment -entity "fix_to_fp_0002" -library "fix_to_fp" -name IP_COMPONENT_PARAMETER "ZnBfb3V0X21hbl9kZXJpdmVk::OA==::ZnBfb3V0X21hbl9kZXJpdmVk"
|
||||||
|
set_global_assignment -entity "fix_to_fp_0002" -library "fix_to_fp" -name IP_COMPONENT_PARAMETER "ZnBfaW5fZm9ybWF0::c2luZ2xl::SW5wdXQgRm9ybWF0"
|
||||||
|
set_global_assignment -entity "fix_to_fp_0002" -library "fix_to_fp" -name IP_COMPONENT_PARAMETER "ZnBfaW5fZXhw::OA==::SW5wdXQgRXhwb25lbnQ="
|
||||||
|
set_global_assignment -entity "fix_to_fp_0002" -library "fix_to_fp" -name IP_COMPONENT_PARAMETER "ZnBfaW5fZXhwX2Rlcml2ZWQ=::OA==::ZnBfaW5fZXhwX2Rlcml2ZWQ="
|
||||||
|
set_global_assignment -entity "fix_to_fp_0002" -library "fix_to_fp" -name IP_COMPONENT_PARAMETER "ZnBfaW5fbWFu::MjM=::SW5wdXQgTWFudGlzc2E="
|
||||||
|
set_global_assignment -entity "fix_to_fp_0002" -library "fix_to_fp" -name IP_COMPONENT_PARAMETER "ZnBfaW5fbWFuX2Rlcml2ZWQ=::OA==::ZnBfaW5fbWFuX2Rlcml2ZWQ="
|
||||||
|
set_global_assignment -entity "fix_to_fp_0002" -library "fix_to_fp" -name IP_COMPONENT_PARAMETER "ZW5hYmxlX2hhcmRfZnA=::dHJ1ZQ==::RW5hYmxlIEhhcmQgRmxvYXRpbmcgUG9pbnQ="
|
||||||
|
set_global_assignment -entity "fix_to_fp_0002" -library "fix_to_fp" -name IP_COMPONENT_PARAMETER "bWFudWFsX2RzcF9wbGFubmluZw==::dHJ1ZQ==::RW5hYmxlIEhhcmQgRmxvYXRpbmcgUG9pbnQ="
|
||||||
|
set_global_assignment -entity "fix_to_fp_0002" -library "fix_to_fp" -name IP_COMPONENT_PARAMETER "Zm9yY2VSZWdpc3RlcnM=::MTExMQ==::Zm9yY2VSZWdpc3RlcnM="
|
||||||
|
set_global_assignment -entity "fix_to_fp_0002" -library "fix_to_fp" -name IP_COMPONENT_PARAMETER "UkVTX0RTUF9wYXJhbQ==::MA==::TXVsdGlwbGllcw=="
|
||||||
|
set_global_assignment -entity "fix_to_fp_0002" -library "fix_to_fp" -name IP_COMPONENT_PARAMETER "UkVTX0xVVF9wYXJhbQ==::MzQ3::TFVUcw=="
|
||||||
|
set_global_assignment -entity "fix_to_fp_0002" -library "fix_to_fp" -name IP_COMPONENT_PARAMETER "UkVTX01CSVRfcGFyYW0=::MA==::TWVtb3J5IEJpdHM="
|
||||||
|
set_global_assignment -entity "fix_to_fp_0002" -library "fix_to_fp" -name IP_COMPONENT_PARAMETER "UkVTX01CTE9DS19wYXJhbQ==::MA==::TWVtb3J5IEJsb2Nrcw=="
|
||||||
|
set_global_assignment -entity "fix_to_fp_0002" -library "fix_to_fp" -name IP_COMPONENT_PARAMETER "c2VsZWN0ZWRfZGV2aWNlX2ZhbWlseQ==::Q3ljbG9uZSBW::c2VsZWN0ZWRfZGV2aWNlX2ZhbWlseQ=="
|
||||||
|
set_global_assignment -entity "fix_to_fp_0002" -library "fix_to_fp" -name IP_COMPONENT_PARAMETER "c2VsZWN0ZWRfZGV2aWNlX3NwZWVkZ3JhZGU=::Nw==::c2VsZWN0ZWRfZGV2aWNlX3NwZWVkZ3JhZGU="
|
||||||
|
set_global_assignment -entity "fix_to_fp_0002" -library "fix_to_fp" -name IP_COMPONENT_PARAMETER "dmFsaWRhdGlvbl9mYWlsZWQ=::ZmFsc2U=::dmFsaWRhdGlvbl9mYWlsZWQ="
|
||||||
|
|
||||||
|
set_global_assignment -library "fix_to_fp" -name VERILOG_FILE [file join $::quartus(qip_path) "fix_to_fp.v"]
|
||||||
|
set_global_assignment -library "fix_to_fp" -name VHDL_FILE [file join $::quartus(qip_path) "fix_to_fp/dspba_library_package.vhd"]
|
||||||
|
set_global_assignment -library "fix_to_fp" -name VHDL_FILE [file join $::quartus(qip_path) "fix_to_fp/dspba_library.vhd"]
|
||||||
|
set_global_assignment -library "fix_to_fp" -name VHDL_FILE [file join $::quartus(qip_path) "fix_to_fp/fix_to_fp_0002.vhd"]
|
||||||
|
|
||||||
|
set_global_assignment -entity "fix_to_fp_0002" -library "fix_to_fp" -name IP_TOOL_NAME "altera_fp_functions"
|
||||||
|
set_global_assignment -entity "fix_to_fp_0002" -library "fix_to_fp" -name IP_TOOL_VERSION "20.1"
|
||||||
|
set_global_assignment -entity "fix_to_fp_0002" -library "fix_to_fp" -name IP_TOOL_ENV "mwpim"
|
86
system_template_de1_soc/fp_add.qip
Normal file
86
system_template_de1_soc/fp_add.qip
Normal file
|
@ -0,0 +1,86 @@
|
||||||
|
set_global_assignment -entity "fp_add" -library "fp_add" -name IP_TOOL_NAME "altera_fp_functions"
|
||||||
|
set_global_assignment -entity "fp_add" -library "fp_add" -name IP_TOOL_VERSION "20.1"
|
||||||
|
set_global_assignment -entity "fp_add" -library "fp_add" -name IP_TOOL_ENV "mwpim"
|
||||||
|
set_global_assignment -library "fp_add" -name MISC_FILE [file join $::quartus(qip_path) "fp_add.cmp"]
|
||||||
|
set_global_assignment -entity "fp_add" -library "fp_add" -name IP_TARGETED_DEVICE_FAMILY "Cyclone V"
|
||||||
|
set_global_assignment -entity "fp_add" -library "fp_add" -name IP_GENERATED_DEVICE_FAMILY "{Cyclone V}"
|
||||||
|
set_global_assignment -entity "fp_add" -library "fp_add" -name IP_QSYS_MODE "UNKNOWN"
|
||||||
|
set_global_assignment -name SYNTHESIS_ONLY_QIP ON
|
||||||
|
set_global_assignment -entity "fp_add" -library "fp_add" -name IP_COMPONENT_NAME "ZnBfYWRk"
|
||||||
|
set_global_assignment -entity "fp_add" -library "fp_add" -name IP_COMPONENT_DISPLAY_NAME "RlBfRlVOQ1RJT05TIEludGVsIEZQR0EgSVA="
|
||||||
|
set_global_assignment -entity "fp_add" -library "fp_add" -name IP_COMPONENT_REPORT_HIERARCHY "Off"
|
||||||
|
set_global_assignment -entity "fp_add" -library "fp_add" -name IP_COMPONENT_INTERNAL "Off"
|
||||||
|
set_global_assignment -entity "fp_add" -library "fp_add" -name IP_COMPONENT_AUTHOR "SW50ZWwgQ29ycG9yYXRpb24="
|
||||||
|
set_global_assignment -entity "fp_add" -library "fp_add" -name IP_COMPONENT_VERSION "MjAuMQ=="
|
||||||
|
set_global_assignment -entity "fp_add" -library "fp_add" -name IP_COMPONENT_DESCRIPTION "QSBjb2xsZWN0aW9uIG9mIGZsb2F0aW5nIHBvaW50IGZ1bmN0aW9ucw=="
|
||||||
|
set_global_assignment -entity "fp_add_0002" -library "fp_add" -name IP_COMPONENT_NAME "ZnBfYWRkXzAwMDI="
|
||||||
|
set_global_assignment -entity "fp_add_0002" -library "fp_add" -name IP_COMPONENT_DISPLAY_NAME "RlBfRlVOQ1RJT05TIEludGVsIEZQR0EgSVA="
|
||||||
|
set_global_assignment -entity "fp_add_0002" -library "fp_add" -name IP_COMPONENT_REPORT_HIERARCHY "Off"
|
||||||
|
set_global_assignment -entity "fp_add_0002" -library "fp_add" -name IP_COMPONENT_INTERNAL "Off"
|
||||||
|
set_global_assignment -entity "fp_add_0002" -library "fp_add" -name IP_COMPONENT_AUTHOR "SW50ZWwgQ29ycG9yYXRpb24="
|
||||||
|
set_global_assignment -entity "fp_add_0002" -library "fp_add" -name IP_COMPONENT_VERSION "MjAuMQ=="
|
||||||
|
set_global_assignment -entity "fp_add_0002" -library "fp_add" -name IP_COMPONENT_DESCRIPTION "QSBjb2xsZWN0aW9uIG9mIGZsb2F0aW5nIHBvaW50IGZ1bmN0aW9ucw=="
|
||||||
|
set_global_assignment -entity "fp_add_0002" -library "fp_add" -name IP_COMPONENT_PARAMETER "RlVOQ1RJT05fRkFNSUxZ::QVJJVEg=::RmFtaWx5"
|
||||||
|
set_global_assignment -entity "fp_add_0002" -library "fp_add" -name IP_COMPONENT_PARAMETER "QVJJVEhfZnVuY3Rpb24=::QURE::TmFtZQ=="
|
||||||
|
set_global_assignment -entity "fp_add_0002" -library "fp_add" -name IP_COMPONENT_PARAMETER "Q09OVkVSVF9mdW5jdGlvbg==::RlhQX0ZQ::TmFtZQ=="
|
||||||
|
set_global_assignment -entity "fp_add_0002" -library "fp_add" -name IP_COMPONENT_PARAMETER "QUxMX2Z1bmN0aW9u::QURE::TmFtZQ=="
|
||||||
|
set_global_assignment -entity "fp_add_0002" -library "fp_add" -name IP_COMPONENT_PARAMETER "RVhQX0xPR19mdW5jdGlvbg==::RVhQRQ==::TmFtZQ=="
|
||||||
|
set_global_assignment -entity "fp_add_0002" -library "fp_add" -name IP_COMPONENT_PARAMETER "VFJJR19mdW5jdGlvbg==::U0lO::TmFtZQ=="
|
||||||
|
set_global_assignment -entity "fp_add_0002" -library "fp_add" -name IP_COMPONENT_PARAMETER "Q09NUEFSRV9mdW5jdGlvbg==::TUlO::TmFtZQ=="
|
||||||
|
set_global_assignment -entity "fp_add_0002" -library "fp_add" -name IP_COMPONENT_PARAMETER "Uk9PVFNfZnVuY3Rpb24=::U1FSVA==::TmFtZQ=="
|
||||||
|
set_global_assignment -entity "fp_add_0002" -library "fp_add" -name IP_COMPONENT_PARAMETER "ZGVyaXZlZGZ1bmN0aW9u::QURE::ZGVyaXZlZGZ1bmN0aW9u"
|
||||||
|
set_global_assignment -entity "fp_add_0002" -library "fp_add" -name IP_COMPONENT_PARAMETER "ZnBfZm9ybWF0::c2luZ2xl::Rm9ybWF0"
|
||||||
|
set_global_assignment -entity "fp_add_0002" -library "fp_add" -name IP_COMPONENT_PARAMETER "ZnBfZXhw::OA==::RXhwb25lbnQ="
|
||||||
|
set_global_assignment -entity "fp_add_0002" -library "fp_add" -name IP_COMPONENT_PARAMETER "ZnBfZXhwX2Rlcml2ZWQ=::OA==::ZnBfZXhwX2Rlcml2ZWQ="
|
||||||
|
set_global_assignment -entity "fp_add_0002" -library "fp_add" -name IP_COMPONENT_PARAMETER "ZnBfbWFu::MjM=::TWFudGlzc2E="
|
||||||
|
set_global_assignment -entity "fp_add_0002" -library "fp_add" -name IP_COMPONENT_PARAMETER "ZnBfbWFuX2Rlcml2ZWQ=::MjM=::ZnBfbWFuX2Rlcml2ZWQ="
|
||||||
|
set_global_assignment -entity "fp_add_0002" -library "fp_add" -name IP_COMPONENT_PARAMETER "ZXhwb25lbnRfd2lkdGg=::MjM=::RXhwb25lbnQgV2lkdGg="
|
||||||
|
set_global_assignment -entity "fp_add_0002" -library "fp_add" -name IP_COMPONENT_PARAMETER "ZnJlcXVlbmN5X3RhcmdldA==::NTA=::VGFyZ2V0"
|
||||||
|
set_global_assignment -entity "fp_add_0002" -library "fp_add" -name IP_COMPONENT_PARAMETER "bGF0ZW5jeV90YXJnZXQ=::Mg==::VGFyZ2V0"
|
||||||
|
set_global_assignment -entity "fp_add_0002" -library "fp_add" -name IP_COMPONENT_PARAMETER "cGVyZm9ybWFuY2VfZ29hbA==::Y29tYmluZWQ=::R29hbA=="
|
||||||
|
set_global_assignment -entity "fp_add_0002" -library "fp_add" -name IP_COMPONENT_PARAMETER "cm91bmRpbmdfbW9kZQ==::bmVhcmVzdCB3aXRoIHRpZSBicmVha2luZyBhd2F5IGZyb20gemVybw==::TW9kZQ=="
|
||||||
|
set_global_assignment -entity "fp_add_0002" -library "fp_add" -name IP_COMPONENT_PARAMETER "cm91bmRpbmdfbW9kZV9kZXJpdmVk::bmVhcmVzdCB3aXRoIHRpZSBicmVha2luZyB0byBldmVu::TW9kZQ=="
|
||||||
|
set_global_assignment -entity "fp_add_0002" -library "fp_add" -name IP_COMPONENT_PARAMETER "dXNlX3JvdW5kaW5nX21vZGU=::dHJ1ZQ==::dXNlX3JvdW5kaW5nX21vZGU="
|
||||||
|
set_global_assignment -entity "fp_add_0002" -library "fp_add" -name IP_COMPONENT_PARAMETER "ZmFpdGhmdWxfcm91bmRpbmc=::ZmFsc2U=::UmVsYXggcm91bmRpbmcgdG8gcm91bmQgdXAgb3IgZG93biB0byByZWR1Y2UgcmVzb3VyY2UgdXNhZ2U="
|
||||||
|
set_global_assignment -entity "fp_add_0002" -library "fp_add" -name IP_COMPONENT_PARAMETER "Z2VuX2VuYWJsZQ==::dHJ1ZQ==::R2VuZXJhdGUgYW4gZW5hYmxlIHBvcnQ="
|
||||||
|
set_global_assignment -entity "fp_add_0002" -library "fp_add" -name IP_COMPONENT_PARAMETER "ZGl2aWRlX3R5cGU=::MA==::TWV0aG9k"
|
||||||
|
set_global_assignment -entity "fp_add_0002" -library "fp_add" -name IP_COMPONENT_PARAMETER "c2VsZWN0X3NpZ25hbF9lbmFibGU=::ZmFsc2U=::VXNlIFNlbGVjdCBTaWduYWw="
|
||||||
|
set_global_assignment -entity "fp_add_0002" -library "fp_add" -name IP_COMPONENT_PARAMETER "c2NhbGVfYnlfcGk=::ZmFsc2U=::UmVwcmVzZW50IGFuZ2xlIGFzIG11bHRpcGxlIG9mIFBp"
|
||||||
|
set_global_assignment -entity "fp_add_0002" -library "fp_add" -name IP_COMPONENT_PARAMETER "bnVtYmVyX29mX2lucHV0cw==::Mg==::SW5wdXQgVmVjdG9yIERpbWVuc2lvbg=="
|
||||||
|
set_global_assignment -entity "fp_add_0002" -library "fp_add" -name IP_COMPONENT_PARAMETER "dHJpZ19ub19yYW5nZV9yZWR1Y3Rpb24=::ZmFsc2U=::SW5wdXRzIGFyZSB3aXRoaW4gcmFuZ2UgLTJwaSB0byArMnBp"
|
||||||
|
set_global_assignment -entity "fp_add_0002" -library "fp_add" -name IP_COMPONENT_PARAMETER "cmVwb3J0X3Jlc291cmNlc190b194bWw=::ZmFsc2U=::cmVwb3J0X3Jlc291cmNlc190b194bWw="
|
||||||
|
set_global_assignment -entity "fp_add_0002" -library "fp_add" -name IP_COMPONENT_PARAMETER "ZnhwdF93aWR0aA==::MzI=::V2lkdGg="
|
||||||
|
set_global_assignment -entity "fp_add_0002" -library "fp_add" -name IP_COMPONENT_PARAMETER "ZnhwdF9mcmFjdGlvbg==::MA==::RnJhY3Rpb24="
|
||||||
|
set_global_assignment -entity "fp_add_0002" -library "fp_add" -name IP_COMPONENT_PARAMETER "ZnhwdF9zaWdu::MQ==::U2lnbg=="
|
||||||
|
set_global_assignment -entity "fp_add_0002" -library "fp_add" -name IP_COMPONENT_PARAMETER "ZnJlcXVlbmN5X2ZlZWRiYWNr::MA==::ZnJlcXVlbmN5X2ZlZWRiYWNr"
|
||||||
|
set_global_assignment -entity "fp_add_0002" -library "fp_add" -name IP_COMPONENT_PARAMETER "bGF0ZW5jeV9mZWVkYmFjaw==::Mg==::bGF0ZW5jeV9mZWVkYmFjaw=="
|
||||||
|
set_global_assignment -entity "fp_add_0002" -library "fp_add" -name IP_COMPONENT_PARAMETER "Zm9yY2VfZWxhYm9yYXRl::MA==::Zm9yY2VfZWxhYm9yYXRl"
|
||||||
|
set_global_assignment -entity "fp_add_0002" -library "fp_add" -name IP_COMPONENT_PARAMETER "ZnBfb3V0X2Zvcm1hdA==::c2luZ2xl::T3V0cHV0IEZvcm1hdA=="
|
||||||
|
set_global_assignment -entity "fp_add_0002" -library "fp_add" -name IP_COMPONENT_PARAMETER "ZnBfb3V0X2V4cA==::OA==::T3V0cHV0IEV4cG9uZW50"
|
||||||
|
set_global_assignment -entity "fp_add_0002" -library "fp_add" -name IP_COMPONENT_PARAMETER "ZnBfb3V0X2V4cF9kZXJpdmVk::OA==::ZnBfb3V0X2V4cF9kZXJpdmVk"
|
||||||
|
set_global_assignment -entity "fp_add_0002" -library "fp_add" -name IP_COMPONENT_PARAMETER "ZnBfb3V0X21hbg==::MjM=::T3V0cHV0IE1hbnRpc3Nh"
|
||||||
|
set_global_assignment -entity "fp_add_0002" -library "fp_add" -name IP_COMPONENT_PARAMETER "ZnBfb3V0X21hbl9kZXJpdmVk::OA==::ZnBfb3V0X21hbl9kZXJpdmVk"
|
||||||
|
set_global_assignment -entity "fp_add_0002" -library "fp_add" -name IP_COMPONENT_PARAMETER "ZnBfaW5fZm9ybWF0::c2luZ2xl::SW5wdXQgRm9ybWF0"
|
||||||
|
set_global_assignment -entity "fp_add_0002" -library "fp_add" -name IP_COMPONENT_PARAMETER "ZnBfaW5fZXhw::OA==::SW5wdXQgRXhwb25lbnQ="
|
||||||
|
set_global_assignment -entity "fp_add_0002" -library "fp_add" -name IP_COMPONENT_PARAMETER "ZnBfaW5fZXhwX2Rlcml2ZWQ=::OA==::ZnBfaW5fZXhwX2Rlcml2ZWQ="
|
||||||
|
set_global_assignment -entity "fp_add_0002" -library "fp_add" -name IP_COMPONENT_PARAMETER "ZnBfaW5fbWFu::MjM=::SW5wdXQgTWFudGlzc2E="
|
||||||
|
set_global_assignment -entity "fp_add_0002" -library "fp_add" -name IP_COMPONENT_PARAMETER "ZnBfaW5fbWFuX2Rlcml2ZWQ=::OA==::ZnBfaW5fbWFuX2Rlcml2ZWQ="
|
||||||
|
set_global_assignment -entity "fp_add_0002" -library "fp_add" -name IP_COMPONENT_PARAMETER "ZW5hYmxlX2hhcmRfZnA=::dHJ1ZQ==::RW5hYmxlIEhhcmQgRmxvYXRpbmcgUG9pbnQ="
|
||||||
|
set_global_assignment -entity "fp_add_0002" -library "fp_add" -name IP_COMPONENT_PARAMETER "bWFudWFsX2RzcF9wbGFubmluZw==::dHJ1ZQ==::RW5hYmxlIEhhcmQgRmxvYXRpbmcgUG9pbnQ="
|
||||||
|
set_global_assignment -entity "fp_add_0002" -library "fp_add" -name IP_COMPONENT_PARAMETER "Zm9yY2VSZWdpc3RlcnM=::MTExMQ==::Zm9yY2VSZWdpc3RlcnM="
|
||||||
|
set_global_assignment -entity "fp_add_0002" -library "fp_add" -name IP_COMPONENT_PARAMETER "UkVTX0RTUF9wYXJhbQ==::MA==::TXVsdGlwbGllcw=="
|
||||||
|
set_global_assignment -entity "fp_add_0002" -library "fp_add" -name IP_COMPONENT_PARAMETER "UkVTX0xVVF9wYXJhbQ==::NzI5::TFVUcw=="
|
||||||
|
set_global_assignment -entity "fp_add_0002" -library "fp_add" -name IP_COMPONENT_PARAMETER "UkVTX01CSVRfcGFyYW0=::MA==::TWVtb3J5IEJpdHM="
|
||||||
|
set_global_assignment -entity "fp_add_0002" -library "fp_add" -name IP_COMPONENT_PARAMETER "UkVTX01CTE9DS19wYXJhbQ==::MA==::TWVtb3J5IEJsb2Nrcw=="
|
||||||
|
set_global_assignment -entity "fp_add_0002" -library "fp_add" -name IP_COMPONENT_PARAMETER "c2VsZWN0ZWRfZGV2aWNlX2ZhbWlseQ==::Q3ljbG9uZSBW::c2VsZWN0ZWRfZGV2aWNlX2ZhbWlseQ=="
|
||||||
|
set_global_assignment -entity "fp_add_0002" -library "fp_add" -name IP_COMPONENT_PARAMETER "c2VsZWN0ZWRfZGV2aWNlX3NwZWVkZ3JhZGU=::Nw==::c2VsZWN0ZWRfZGV2aWNlX3NwZWVkZ3JhZGU="
|
||||||
|
set_global_assignment -entity "fp_add_0002" -library "fp_add" -name IP_COMPONENT_PARAMETER "dmFsaWRhdGlvbl9mYWlsZWQ=::ZmFsc2U=::dmFsaWRhdGlvbl9mYWlsZWQ="
|
||||||
|
|
||||||
|
set_global_assignment -library "fp_add" -name VHDL_FILE [file join $::quartus(qip_path) "fp_add.vhd"]
|
||||||
|
set_global_assignment -library "fp_add" -name VHDL_FILE [file join $::quartus(qip_path) "fp_add/dspba_library_package.vhd"]
|
||||||
|
set_global_assignment -library "fp_add" -name VHDL_FILE [file join $::quartus(qip_path) "fp_add/dspba_library.vhd"]
|
||||||
|
set_global_assignment -library "fp_add" -name VHDL_FILE [file join $::quartus(qip_path) "fp_add/fp_add_0002.vhd"]
|
||||||
|
|
||||||
|
set_global_assignment -entity "fp_add_0002" -library "fp_add" -name IP_TOOL_NAME "altera_fp_functions"
|
||||||
|
set_global_assignment -entity "fp_add_0002" -library "fp_add" -name IP_TOOL_VERSION "20.1"
|
||||||
|
set_global_assignment -entity "fp_add_0002" -library "fp_add" -name IP_TOOL_ENV "mwpim"
|
114
system_template_de1_soc/fp_add.vhd
Normal file
114
system_template_de1_soc/fp_add.vhd
Normal file
|
@ -0,0 +1,114 @@
|
||||||
|
-- megafunction wizard: %FP_FUNCTIONS Intel FPGA IP v20.1%
|
||||||
|
-- GENERATION: XML
|
||||||
|
-- fp_add.vhd
|
||||||
|
|
||||||
|
-- Generated using ACDS version 20.1 720
|
||||||
|
|
||||||
|
library IEEE;
|
||||||
|
use IEEE.std_logic_1164.all;
|
||||||
|
use IEEE.numeric_std.all;
|
||||||
|
|
||||||
|
entity fp_add is
|
||||||
|
port (
|
||||||
|
clk : in std_logic := '0'; -- clk.clk
|
||||||
|
areset : in std_logic := '0'; -- areset.reset
|
||||||
|
en : in std_logic_vector(0 downto 0) := (others => '0'); -- en.en
|
||||||
|
a : in std_logic_vector(31 downto 0) := (others => '0'); -- a.a
|
||||||
|
b : in std_logic_vector(31 downto 0) := (others => '0'); -- b.b
|
||||||
|
q : out std_logic_vector(31 downto 0) -- q.q
|
||||||
|
);
|
||||||
|
end entity fp_add;
|
||||||
|
|
||||||
|
architecture rtl of fp_add is
|
||||||
|
component fp_add_0002 is
|
||||||
|
port (
|
||||||
|
clk : in std_logic := 'X'; -- clk
|
||||||
|
areset : in std_logic := 'X'; -- reset
|
||||||
|
en : in std_logic_vector(0 downto 0) := (others => 'X'); -- en
|
||||||
|
a : in std_logic_vector(31 downto 0) := (others => 'X'); -- a
|
||||||
|
b : in std_logic_vector(31 downto 0) := (others => 'X'); -- b
|
||||||
|
q : out std_logic_vector(31 downto 0) -- q
|
||||||
|
);
|
||||||
|
end component fp_add_0002;
|
||||||
|
|
||||||
|
begin
|
||||||
|
|
||||||
|
fp_add_inst : component fp_add_0002
|
||||||
|
port map (
|
||||||
|
clk => clk, -- clk.clk
|
||||||
|
areset => areset, -- areset.reset
|
||||||
|
en => en, -- en.en
|
||||||
|
a => a, -- a.a
|
||||||
|
b => b, -- b.b
|
||||||
|
q => q -- q.q
|
||||||
|
);
|
||||||
|
|
||||||
|
end architecture rtl; -- of fp_add
|
||||||
|
-- Retrieval info: <?xml version="1.0"?>
|
||||||
|
--<!--
|
||||||
|
-- Generated by Altera MegaWizard Launcher Utility version 1.0
|
||||||
|
-- ************************************************************
|
||||||
|
-- THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
|
||||||
|
-- ************************************************************
|
||||||
|
-- Copyright (C) 1991-2022 Altera Corporation
|
||||||
|
-- Any megafunction design, and related net list (encrypted or decrypted),
|
||||||
|
-- support information, device programming or simulation file, and any other
|
||||||
|
-- associated documentation or information provided by Altera or a partner
|
||||||
|
-- under Altera's Megafunction Partnership Program may be used only to
|
||||||
|
-- program PLD devices (but not masked PLD devices) from Altera. Any other
|
||||||
|
-- use of such megafunction design, net list, support information, device
|
||||||
|
-- programming or simulation file, or any other related documentation or
|
||||||
|
-- information is prohibited for any other purpose, including, but not
|
||||||
|
-- limited to modification, reverse engineering, de-compiling, or use with
|
||||||
|
-- any other silicon devices, unless such use is explicitly licensed under
|
||||||
|
-- a separate agreement with Altera or a megafunction partner. Title to
|
||||||
|
-- the intellectual property, including patents, copyrights, trademarks,
|
||||||
|
-- trade secrets, or maskworks, embodied in any such megafunction design,
|
||||||
|
-- net list, support information, device programming or simulation file, or
|
||||||
|
-- any other related documentation or information provided by Altera or a
|
||||||
|
-- megafunction partner, remains with Altera, the megafunction partner, or
|
||||||
|
-- their respective licensors. No other licenses, including any licenses
|
||||||
|
-- needed under any third party's intellectual property, are provided herein.
|
||||||
|
---->
|
||||||
|
-- Retrieval info: <instance entity-name="altera_fp_functions" version="20.1" >
|
||||||
|
-- Retrieval info: <generic name="FUNCTION_FAMILY" value="ARITH" />
|
||||||
|
-- Retrieval info: <generic name="ARITH_function" value="ADD" />
|
||||||
|
-- Retrieval info: <generic name="CONVERT_function" value="FXP_FP" />
|
||||||
|
-- Retrieval info: <generic name="ALL_function" value="ADD" />
|
||||||
|
-- Retrieval info: <generic name="EXP_LOG_function" value="EXPE" />
|
||||||
|
-- Retrieval info: <generic name="TRIG_function" value="SIN" />
|
||||||
|
-- Retrieval info: <generic name="COMPARE_function" value="MIN" />
|
||||||
|
-- Retrieval info: <generic name="ROOTS_function" value="SQRT" />
|
||||||
|
-- Retrieval info: <generic name="fp_format" value="single" />
|
||||||
|
-- Retrieval info: <generic name="fp_exp" value="8" />
|
||||||
|
-- Retrieval info: <generic name="fp_man" value="23" />
|
||||||
|
-- Retrieval info: <generic name="exponent_width" value="23" />
|
||||||
|
-- Retrieval info: <generic name="frequency_target" value="50" />
|
||||||
|
-- Retrieval info: <generic name="latency_target" value="2" />
|
||||||
|
-- Retrieval info: <generic name="performance_goal" value="combined" />
|
||||||
|
-- Retrieval info: <generic name="rounding_mode" value="nearest with tie breaking away from zero" />
|
||||||
|
-- Retrieval info: <generic name="faithful_rounding" value="false" />
|
||||||
|
-- Retrieval info: <generic name="gen_enable" value="true" />
|
||||||
|
-- Retrieval info: <generic name="divide_type" value="0" />
|
||||||
|
-- Retrieval info: <generic name="select_signal_enable" value="false" />
|
||||||
|
-- Retrieval info: <generic name="scale_by_pi" value="false" />
|
||||||
|
-- Retrieval info: <generic name="number_of_inputs" value="2" />
|
||||||
|
-- Retrieval info: <generic name="trig_no_range_reduction" value="false" />
|
||||||
|
-- Retrieval info: <generic name="report_resources_to_xml" value="false" />
|
||||||
|
-- Retrieval info: <generic name="fxpt_width" value="32" />
|
||||||
|
-- Retrieval info: <generic name="fxpt_fraction" value="0" />
|
||||||
|
-- Retrieval info: <generic name="fxpt_sign" value="1" />
|
||||||
|
-- Retrieval info: <generic name="fp_out_format" value="single" />
|
||||||
|
-- Retrieval info: <generic name="fp_out_exp" value="8" />
|
||||||
|
-- Retrieval info: <generic name="fp_out_man" value="23" />
|
||||||
|
-- Retrieval info: <generic name="fp_in_format" value="single" />
|
||||||
|
-- Retrieval info: <generic name="fp_in_exp" value="8" />
|
||||||
|
-- Retrieval info: <generic name="fp_in_man" value="23" />
|
||||||
|
-- Retrieval info: <generic name="enable_hard_fp" value="true" />
|
||||||
|
-- Retrieval info: <generic name="manual_dsp_planning" value="true" />
|
||||||
|
-- Retrieval info: <generic name="forceRegisters" value="1111" />
|
||||||
|
-- Retrieval info: <generic name="selected_device_family" value="Cyclone V" />
|
||||||
|
-- Retrieval info: <generic name="selected_device_speedgrade" value="7" />
|
||||||
|
-- Retrieval info: </instance>
|
||||||
|
-- IPFS_FILES : fp_add.vho
|
||||||
|
-- RELATED_FILES: fp_add.vhd, dspba_library_package.vhd, dspba_library.vhd, fp_add_0002.vhd
|
73
system_template_de1_soc/fp_add_hw.tcl
Normal file
73
system_template_de1_soc/fp_add_hw.tcl
Normal file
|
@ -0,0 +1,73 @@
|
||||||
|
# TCL File Generated by Component Editor 20.1
|
||||||
|
# Wed Mar 09 17:06:57 GMT 2022
|
||||||
|
# DO NOT MODIFY
|
||||||
|
|
||||||
|
|
||||||
|
#
|
||||||
|
# fp_add "Floating Point Add" v20.1
|
||||||
|
# 2022.03.09.17:06:57
|
||||||
|
#
|
||||||
|
#
|
||||||
|
|
||||||
|
#
|
||||||
|
# request TCL package from ACDS 16.1
|
||||||
|
#
|
||||||
|
package require -exact qsys 16.1
|
||||||
|
|
||||||
|
|
||||||
|
#
|
||||||
|
# module fp_add
|
||||||
|
#
|
||||||
|
set_module_property DESCRIPTION ""
|
||||||
|
set_module_property NAME fp_add
|
||||||
|
set_module_property VERSION 20.1
|
||||||
|
set_module_property INTERNAL false
|
||||||
|
set_module_property OPAQUE_ADDRESS_MAP true
|
||||||
|
set_module_property AUTHOR ""
|
||||||
|
set_module_property DISPLAY_NAME "Floating Point Add"
|
||||||
|
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
|
||||||
|
set_module_property EDITABLE true
|
||||||
|
set_module_property REPORT_TO_TALKBACK false
|
||||||
|
set_module_property ALLOW_GREYBOX_GENERATION false
|
||||||
|
set_module_property REPORT_HIERARCHY false
|
||||||
|
|
||||||
|
|
||||||
|
#
|
||||||
|
# file sets
|
||||||
|
#
|
||||||
|
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
|
||||||
|
set_fileset_property QUARTUS_SYNTH TOP_LEVEL fp_add
|
||||||
|
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
|
||||||
|
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
|
||||||
|
add_fileset_file fp_add.vhd VHDL PATH fp_add.vhd TOP_LEVEL_FILE
|
||||||
|
|
||||||
|
|
||||||
|
#
|
||||||
|
# parameters
|
||||||
|
#
|
||||||
|
|
||||||
|
|
||||||
|
#
|
||||||
|
# display items
|
||||||
|
#
|
||||||
|
|
||||||
|
|
||||||
|
#
|
||||||
|
# connection point fp_add_slave
|
||||||
|
#
|
||||||
|
add_interface fp_add_slave nios_custom_instruction end
|
||||||
|
set_interface_property fp_add_slave clockCycle 0
|
||||||
|
set_interface_property fp_add_slave operands 2
|
||||||
|
set_interface_property fp_add_slave ENABLED true
|
||||||
|
set_interface_property fp_add_slave EXPORT_OF ""
|
||||||
|
set_interface_property fp_add_slave PORT_NAME_MAP ""
|
||||||
|
set_interface_property fp_add_slave CMSIS_SVD_VARIABLES ""
|
||||||
|
set_interface_property fp_add_slave SVD_ADDRESS_GROUP ""
|
||||||
|
|
||||||
|
add_interface_port fp_add_slave areset reset Input 1
|
||||||
|
add_interface_port fp_add_slave en clk_en Input 1
|
||||||
|
add_interface_port fp_add_slave a dataa Input 32
|
||||||
|
add_interface_port fp_add_slave b datab Input 32
|
||||||
|
add_interface_port fp_add_slave q result Output 32
|
||||||
|
add_interface_port fp_add_slave clk clk Input 1
|
||||||
|
|
86
system_template_de1_soc/fp_mul.qip
Normal file
86
system_template_de1_soc/fp_mul.qip
Normal file
|
@ -0,0 +1,86 @@
|
||||||
|
set_global_assignment -entity "fp_mul" -library "fp_mul" -name IP_TOOL_NAME "altera_fp_functions"
|
||||||
|
set_global_assignment -entity "fp_mul" -library "fp_mul" -name IP_TOOL_VERSION "20.1"
|
||||||
|
set_global_assignment -entity "fp_mul" -library "fp_mul" -name IP_TOOL_ENV "mwpim"
|
||||||
|
set_global_assignment -library "fp_mul" -name MISC_FILE [file join $::quartus(qip_path) "fp_mul.cmp"]
|
||||||
|
set_global_assignment -entity "fp_mul" -library "fp_mul" -name IP_TARGETED_DEVICE_FAMILY "Cyclone V"
|
||||||
|
set_global_assignment -entity "fp_mul" -library "fp_mul" -name IP_GENERATED_DEVICE_FAMILY "{Cyclone V}"
|
||||||
|
set_global_assignment -entity "fp_mul" -library "fp_mul" -name IP_QSYS_MODE "UNKNOWN"
|
||||||
|
set_global_assignment -name SYNTHESIS_ONLY_QIP ON
|
||||||
|
set_global_assignment -entity "fp_mul" -library "fp_mul" -name IP_COMPONENT_NAME "ZnBfbXVs"
|
||||||
|
set_global_assignment -entity "fp_mul" -library "fp_mul" -name IP_COMPONENT_DISPLAY_NAME "RlBfRlVOQ1RJT05TIEludGVsIEZQR0EgSVA="
|
||||||
|
set_global_assignment -entity "fp_mul" -library "fp_mul" -name IP_COMPONENT_REPORT_HIERARCHY "Off"
|
||||||
|
set_global_assignment -entity "fp_mul" -library "fp_mul" -name IP_COMPONENT_INTERNAL "Off"
|
||||||
|
set_global_assignment -entity "fp_mul" -library "fp_mul" -name IP_COMPONENT_AUTHOR "SW50ZWwgQ29ycG9yYXRpb24="
|
||||||
|
set_global_assignment -entity "fp_mul" -library "fp_mul" -name IP_COMPONENT_VERSION "MjAuMQ=="
|
||||||
|
set_global_assignment -entity "fp_mul" -library "fp_mul" -name IP_COMPONENT_DESCRIPTION "QSBjb2xsZWN0aW9uIG9mIGZsb2F0aW5nIHBvaW50IGZ1bmN0aW9ucw=="
|
||||||
|
set_global_assignment -entity "fp_mul_0002" -library "fp_mul" -name IP_COMPONENT_NAME "ZnBfbXVsXzAwMDI="
|
||||||
|
set_global_assignment -entity "fp_mul_0002" -library "fp_mul" -name IP_COMPONENT_DISPLAY_NAME "RlBfRlVOQ1RJT05TIEludGVsIEZQR0EgSVA="
|
||||||
|
set_global_assignment -entity "fp_mul_0002" -library "fp_mul" -name IP_COMPONENT_REPORT_HIERARCHY "Off"
|
||||||
|
set_global_assignment -entity "fp_mul_0002" -library "fp_mul" -name IP_COMPONENT_INTERNAL "Off"
|
||||||
|
set_global_assignment -entity "fp_mul_0002" -library "fp_mul" -name IP_COMPONENT_AUTHOR "SW50ZWwgQ29ycG9yYXRpb24="
|
||||||
|
set_global_assignment -entity "fp_mul_0002" -library "fp_mul" -name IP_COMPONENT_VERSION "MjAuMQ=="
|
||||||
|
set_global_assignment -entity "fp_mul_0002" -library "fp_mul" -name IP_COMPONENT_DESCRIPTION "QSBjb2xsZWN0aW9uIG9mIGZsb2F0aW5nIHBvaW50IGZ1bmN0aW9ucw=="
|
||||||
|
set_global_assignment -entity "fp_mul_0002" -library "fp_mul" -name IP_COMPONENT_PARAMETER "RlVOQ1RJT05fRkFNSUxZ::QVJJVEg=::RmFtaWx5"
|
||||||
|
set_global_assignment -entity "fp_mul_0002" -library "fp_mul" -name IP_COMPONENT_PARAMETER "QVJJVEhfZnVuY3Rpb24=::TVVM::TmFtZQ=="
|
||||||
|
set_global_assignment -entity "fp_mul_0002" -library "fp_mul" -name IP_COMPONENT_PARAMETER "Q09OVkVSVF9mdW5jdGlvbg==::RlhQX0ZQ::TmFtZQ=="
|
||||||
|
set_global_assignment -entity "fp_mul_0002" -library "fp_mul" -name IP_COMPONENT_PARAMETER "QUxMX2Z1bmN0aW9u::QURE::TmFtZQ=="
|
||||||
|
set_global_assignment -entity "fp_mul_0002" -library "fp_mul" -name IP_COMPONENT_PARAMETER "RVhQX0xPR19mdW5jdGlvbg==::RVhQRQ==::TmFtZQ=="
|
||||||
|
set_global_assignment -entity "fp_mul_0002" -library "fp_mul" -name IP_COMPONENT_PARAMETER "VFJJR19mdW5jdGlvbg==::U0lO::TmFtZQ=="
|
||||||
|
set_global_assignment -entity "fp_mul_0002" -library "fp_mul" -name IP_COMPONENT_PARAMETER "Q09NUEFSRV9mdW5jdGlvbg==::TUlO::TmFtZQ=="
|
||||||
|
set_global_assignment -entity "fp_mul_0002" -library "fp_mul" -name IP_COMPONENT_PARAMETER "Uk9PVFNfZnVuY3Rpb24=::U1FSVA==::TmFtZQ=="
|
||||||
|
set_global_assignment -entity "fp_mul_0002" -library "fp_mul" -name IP_COMPONENT_PARAMETER "ZGVyaXZlZGZ1bmN0aW9u::TVVM::ZGVyaXZlZGZ1bmN0aW9u"
|
||||||
|
set_global_assignment -entity "fp_mul_0002" -library "fp_mul" -name IP_COMPONENT_PARAMETER "ZnBfZm9ybWF0::c2luZ2xl::Rm9ybWF0"
|
||||||
|
set_global_assignment -entity "fp_mul_0002" -library "fp_mul" -name IP_COMPONENT_PARAMETER "ZnBfZXhw::OA==::RXhwb25lbnQ="
|
||||||
|
set_global_assignment -entity "fp_mul_0002" -library "fp_mul" -name IP_COMPONENT_PARAMETER "ZnBfZXhwX2Rlcml2ZWQ=::OA==::ZnBfZXhwX2Rlcml2ZWQ="
|
||||||
|
set_global_assignment -entity "fp_mul_0002" -library "fp_mul" -name IP_COMPONENT_PARAMETER "ZnBfbWFu::MjM=::TWFudGlzc2E="
|
||||||
|
set_global_assignment -entity "fp_mul_0002" -library "fp_mul" -name IP_COMPONENT_PARAMETER "ZnBfbWFuX2Rlcml2ZWQ=::MjM=::ZnBfbWFuX2Rlcml2ZWQ="
|
||||||
|
set_global_assignment -entity "fp_mul_0002" -library "fp_mul" -name IP_COMPONENT_PARAMETER "ZXhwb25lbnRfd2lkdGg=::MjM=::RXhwb25lbnQgV2lkdGg="
|
||||||
|
set_global_assignment -entity "fp_mul_0002" -library "fp_mul" -name IP_COMPONENT_PARAMETER "ZnJlcXVlbmN5X3RhcmdldA==::NTA=::VGFyZ2V0"
|
||||||
|
set_global_assignment -entity "fp_mul_0002" -library "fp_mul" -name IP_COMPONENT_PARAMETER "bGF0ZW5jeV90YXJnZXQ=::Mg==::VGFyZ2V0"
|
||||||
|
set_global_assignment -entity "fp_mul_0002" -library "fp_mul" -name IP_COMPONENT_PARAMETER "cGVyZm9ybWFuY2VfZ29hbA==::Y29tYmluZWQ=::R29hbA=="
|
||||||
|
set_global_assignment -entity "fp_mul_0002" -library "fp_mul" -name IP_COMPONENT_PARAMETER "cm91bmRpbmdfbW9kZQ==::bmVhcmVzdCB3aXRoIHRpZSBicmVha2luZyBhd2F5IGZyb20gemVybw==::TW9kZQ=="
|
||||||
|
set_global_assignment -entity "fp_mul_0002" -library "fp_mul" -name IP_COMPONENT_PARAMETER "cm91bmRpbmdfbW9kZV9kZXJpdmVk::bmVhcmVzdCB3aXRoIHRpZSBicmVha2luZyB0byBldmVu::TW9kZQ=="
|
||||||
|
set_global_assignment -entity "fp_mul_0002" -library "fp_mul" -name IP_COMPONENT_PARAMETER "dXNlX3JvdW5kaW5nX21vZGU=::dHJ1ZQ==::dXNlX3JvdW5kaW5nX21vZGU="
|
||||||
|
set_global_assignment -entity "fp_mul_0002" -library "fp_mul" -name IP_COMPONENT_PARAMETER "ZmFpdGhmdWxfcm91bmRpbmc=::ZmFsc2U=::UmVsYXggcm91bmRpbmcgdG8gcm91bmQgdXAgb3IgZG93biB0byByZWR1Y2UgcmVzb3VyY2UgdXNhZ2U="
|
||||||
|
set_global_assignment -entity "fp_mul_0002" -library "fp_mul" -name IP_COMPONENT_PARAMETER "Z2VuX2VuYWJsZQ==::dHJ1ZQ==::R2VuZXJhdGUgYW4gZW5hYmxlIHBvcnQ="
|
||||||
|
set_global_assignment -entity "fp_mul_0002" -library "fp_mul" -name IP_COMPONENT_PARAMETER "ZGl2aWRlX3R5cGU=::MA==::TWV0aG9k"
|
||||||
|
set_global_assignment -entity "fp_mul_0002" -library "fp_mul" -name IP_COMPONENT_PARAMETER "c2VsZWN0X3NpZ25hbF9lbmFibGU=::ZmFsc2U=::VXNlIFNlbGVjdCBTaWduYWw="
|
||||||
|
set_global_assignment -entity "fp_mul_0002" -library "fp_mul" -name IP_COMPONENT_PARAMETER "c2NhbGVfYnlfcGk=::ZmFsc2U=::UmVwcmVzZW50IGFuZ2xlIGFzIG11bHRpcGxlIG9mIFBp"
|
||||||
|
set_global_assignment -entity "fp_mul_0002" -library "fp_mul" -name IP_COMPONENT_PARAMETER "bnVtYmVyX29mX2lucHV0cw==::Mg==::SW5wdXQgVmVjdG9yIERpbWVuc2lvbg=="
|
||||||
|
set_global_assignment -entity "fp_mul_0002" -library "fp_mul" -name IP_COMPONENT_PARAMETER "dHJpZ19ub19yYW5nZV9yZWR1Y3Rpb24=::ZmFsc2U=::SW5wdXRzIGFyZSB3aXRoaW4gcmFuZ2UgLTJwaSB0byArMnBp"
|
||||||
|
set_global_assignment -entity "fp_mul_0002" -library "fp_mul" -name IP_COMPONENT_PARAMETER "cmVwb3J0X3Jlc291cmNlc190b194bWw=::ZmFsc2U=::cmVwb3J0X3Jlc291cmNlc190b194bWw="
|
||||||
|
set_global_assignment -entity "fp_mul_0002" -library "fp_mul" -name IP_COMPONENT_PARAMETER "ZnhwdF93aWR0aA==::MzI=::V2lkdGg="
|
||||||
|
set_global_assignment -entity "fp_mul_0002" -library "fp_mul" -name IP_COMPONENT_PARAMETER "ZnhwdF9mcmFjdGlvbg==::MA==::RnJhY3Rpb24="
|
||||||
|
set_global_assignment -entity "fp_mul_0002" -library "fp_mul" -name IP_COMPONENT_PARAMETER "ZnhwdF9zaWdu::MQ==::U2lnbg=="
|
||||||
|
set_global_assignment -entity "fp_mul_0002" -library "fp_mul" -name IP_COMPONENT_PARAMETER "ZnJlcXVlbmN5X2ZlZWRiYWNr::MA==::ZnJlcXVlbmN5X2ZlZWRiYWNr"
|
||||||
|
set_global_assignment -entity "fp_mul_0002" -library "fp_mul" -name IP_COMPONENT_PARAMETER "bGF0ZW5jeV9mZWVkYmFjaw==::Mg==::bGF0ZW5jeV9mZWVkYmFjaw=="
|
||||||
|
set_global_assignment -entity "fp_mul_0002" -library "fp_mul" -name IP_COMPONENT_PARAMETER "Zm9yY2VfZWxhYm9yYXRl::MA==::Zm9yY2VfZWxhYm9yYXRl"
|
||||||
|
set_global_assignment -entity "fp_mul_0002" -library "fp_mul" -name IP_COMPONENT_PARAMETER "ZnBfb3V0X2Zvcm1hdA==::c2luZ2xl::T3V0cHV0IEZvcm1hdA=="
|
||||||
|
set_global_assignment -entity "fp_mul_0002" -library "fp_mul" -name IP_COMPONENT_PARAMETER "ZnBfb3V0X2V4cA==::OA==::T3V0cHV0IEV4cG9uZW50"
|
||||||
|
set_global_assignment -entity "fp_mul_0002" -library "fp_mul" -name IP_COMPONENT_PARAMETER "ZnBfb3V0X2V4cF9kZXJpdmVk::OA==::ZnBfb3V0X2V4cF9kZXJpdmVk"
|
||||||
|
set_global_assignment -entity "fp_mul_0002" -library "fp_mul" -name IP_COMPONENT_PARAMETER "ZnBfb3V0X21hbg==::MjM=::T3V0cHV0IE1hbnRpc3Nh"
|
||||||
|
set_global_assignment -entity "fp_mul_0002" -library "fp_mul" -name IP_COMPONENT_PARAMETER "ZnBfb3V0X21hbl9kZXJpdmVk::OA==::ZnBfb3V0X21hbl9kZXJpdmVk"
|
||||||
|
set_global_assignment -entity "fp_mul_0002" -library "fp_mul" -name IP_COMPONENT_PARAMETER "ZnBfaW5fZm9ybWF0::c2luZ2xl::SW5wdXQgRm9ybWF0"
|
||||||
|
set_global_assignment -entity "fp_mul_0002" -library "fp_mul" -name IP_COMPONENT_PARAMETER "ZnBfaW5fZXhw::OA==::SW5wdXQgRXhwb25lbnQ="
|
||||||
|
set_global_assignment -entity "fp_mul_0002" -library "fp_mul" -name IP_COMPONENT_PARAMETER "ZnBfaW5fZXhwX2Rlcml2ZWQ=::OA==::ZnBfaW5fZXhwX2Rlcml2ZWQ="
|
||||||
|
set_global_assignment -entity "fp_mul_0002" -library "fp_mul" -name IP_COMPONENT_PARAMETER "ZnBfaW5fbWFu::MjM=::SW5wdXQgTWFudGlzc2E="
|
||||||
|
set_global_assignment -entity "fp_mul_0002" -library "fp_mul" -name IP_COMPONENT_PARAMETER "ZnBfaW5fbWFuX2Rlcml2ZWQ=::OA==::ZnBfaW5fbWFuX2Rlcml2ZWQ="
|
||||||
|
set_global_assignment -entity "fp_mul_0002" -library "fp_mul" -name IP_COMPONENT_PARAMETER "ZW5hYmxlX2hhcmRfZnA=::dHJ1ZQ==::RW5hYmxlIEhhcmQgRmxvYXRpbmcgUG9pbnQ="
|
||||||
|
set_global_assignment -entity "fp_mul_0002" -library "fp_mul" -name IP_COMPONENT_PARAMETER "bWFudWFsX2RzcF9wbGFubmluZw==::dHJ1ZQ==::RW5hYmxlIEhhcmQgRmxvYXRpbmcgUG9pbnQ="
|
||||||
|
set_global_assignment -entity "fp_mul_0002" -library "fp_mul" -name IP_COMPONENT_PARAMETER "Zm9yY2VSZWdpc3RlcnM=::MTExMQ==::Zm9yY2VSZWdpc3RlcnM="
|
||||||
|
set_global_assignment -entity "fp_mul_0002" -library "fp_mul" -name IP_COMPONENT_PARAMETER "UkVTX0RTUF9wYXJhbQ==::Mg==::TXVsdGlwbGllcw=="
|
||||||
|
set_global_assignment -entity "fp_mul_0002" -library "fp_mul" -name IP_COMPONENT_PARAMETER "UkVTX0xVVF9wYXJhbQ==::MTg1::TFVUcw=="
|
||||||
|
set_global_assignment -entity "fp_mul_0002" -library "fp_mul" -name IP_COMPONENT_PARAMETER "UkVTX01CSVRfcGFyYW0=::MA==::TWVtb3J5IEJpdHM="
|
||||||
|
set_global_assignment -entity "fp_mul_0002" -library "fp_mul" -name IP_COMPONENT_PARAMETER "UkVTX01CTE9DS19wYXJhbQ==::MA==::TWVtb3J5IEJsb2Nrcw=="
|
||||||
|
set_global_assignment -entity "fp_mul_0002" -library "fp_mul" -name IP_COMPONENT_PARAMETER "c2VsZWN0ZWRfZGV2aWNlX2ZhbWlseQ==::Q3ljbG9uZSBW::c2VsZWN0ZWRfZGV2aWNlX2ZhbWlseQ=="
|
||||||
|
set_global_assignment -entity "fp_mul_0002" -library "fp_mul" -name IP_COMPONENT_PARAMETER "c2VsZWN0ZWRfZGV2aWNlX3NwZWVkZ3JhZGU=::Nw==::c2VsZWN0ZWRfZGV2aWNlX3NwZWVkZ3JhZGU="
|
||||||
|
set_global_assignment -entity "fp_mul_0002" -library "fp_mul" -name IP_COMPONENT_PARAMETER "dmFsaWRhdGlvbl9mYWlsZWQ=::ZmFsc2U=::dmFsaWRhdGlvbl9mYWlsZWQ="
|
||||||
|
|
||||||
|
set_global_assignment -library "fp_mul" -name VHDL_FILE [file join $::quartus(qip_path) "fp_mul.vhd"]
|
||||||
|
set_global_assignment -library "fp_mul" -name VHDL_FILE [file join $::quartus(qip_path) "fp_mul/dspba_library_package.vhd"]
|
||||||
|
set_global_assignment -library "fp_mul" -name VHDL_FILE [file join $::quartus(qip_path) "fp_mul/dspba_library.vhd"]
|
||||||
|
set_global_assignment -library "fp_mul" -name VHDL_FILE [file join $::quartus(qip_path) "fp_mul/fp_mul_0002.vhd"]
|
||||||
|
|
||||||
|
set_global_assignment -entity "fp_mul_0002" -library "fp_mul" -name IP_TOOL_NAME "altera_fp_functions"
|
||||||
|
set_global_assignment -entity "fp_mul_0002" -library "fp_mul" -name IP_TOOL_VERSION "20.1"
|
||||||
|
set_global_assignment -entity "fp_mul_0002" -library "fp_mul" -name IP_TOOL_ENV "mwpim"
|
114
system_template_de1_soc/fp_mul.vhd
Normal file
114
system_template_de1_soc/fp_mul.vhd
Normal file
|
@ -0,0 +1,114 @@
|
||||||
|
-- megafunction wizard: %FP_FUNCTIONS Intel FPGA IP v20.1%
|
||||||
|
-- GENERATION: XML
|
||||||
|
-- fp_mul.vhd
|
||||||
|
|
||||||
|
-- Generated using ACDS version 20.1 720
|
||||||
|
|
||||||
|
library IEEE;
|
||||||
|
use IEEE.std_logic_1164.all;
|
||||||
|
use IEEE.numeric_std.all;
|
||||||
|
|
||||||
|
entity fp_mul is
|
||||||
|
port (
|
||||||
|
clk : in std_logic := '0'; -- clk.clk
|
||||||
|
areset : in std_logic := '0'; -- areset.reset
|
||||||
|
en : in std_logic_vector(0 downto 0) := (others => '0'); -- en.en
|
||||||
|
a : in std_logic_vector(31 downto 0) := (others => '0'); -- a.a
|
||||||
|
b : in std_logic_vector(31 downto 0) := (others => '0'); -- b.b
|
||||||
|
q : out std_logic_vector(31 downto 0) -- q.q
|
||||||
|
);
|
||||||
|
end entity fp_mul;
|
||||||
|
|
||||||
|
architecture rtl of fp_mul is
|
||||||
|
component fp_mul_0002 is
|
||||||
|
port (
|
||||||
|
clk : in std_logic := 'X'; -- clk
|
||||||
|
areset : in std_logic := 'X'; -- reset
|
||||||
|
en : in std_logic_vector(0 downto 0) := (others => 'X'); -- en
|
||||||
|
a : in std_logic_vector(31 downto 0) := (others => 'X'); -- a
|
||||||
|
b : in std_logic_vector(31 downto 0) := (others => 'X'); -- b
|
||||||
|
q : out std_logic_vector(31 downto 0) -- q
|
||||||
|
);
|
||||||
|
end component fp_mul_0002;
|
||||||
|
|
||||||
|
begin
|
||||||
|
|
||||||
|
fp_mul_inst : component fp_mul_0002
|
||||||
|
port map (
|
||||||
|
clk => clk, -- clk.clk
|
||||||
|
areset => areset, -- areset.reset
|
||||||
|
en => en, -- en.en
|
||||||
|
a => a, -- a.a
|
||||||
|
b => b, -- b.b
|
||||||
|
q => q -- q.q
|
||||||
|
);
|
||||||
|
|
||||||
|
end architecture rtl; -- of fp_mul
|
||||||
|
-- Retrieval info: <?xml version="1.0"?>
|
||||||
|
--<!--
|
||||||
|
-- Generated by Altera MegaWizard Launcher Utility version 1.0
|
||||||
|
-- ************************************************************
|
||||||
|
-- THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
|
||||||
|
-- ************************************************************
|
||||||
|
-- Copyright (C) 1991-2022 Altera Corporation
|
||||||
|
-- Any megafunction design, and related net list (encrypted or decrypted),
|
||||||
|
-- support information, device programming or simulation file, and any other
|
||||||
|
-- associated documentation or information provided by Altera or a partner
|
||||||
|
-- under Altera's Megafunction Partnership Program may be used only to
|
||||||
|
-- program PLD devices (but not masked PLD devices) from Altera. Any other
|
||||||
|
-- use of such megafunction design, net list, support information, device
|
||||||
|
-- programming or simulation file, or any other related documentation or
|
||||||
|
-- information is prohibited for any other purpose, including, but not
|
||||||
|
-- limited to modification, reverse engineering, de-compiling, or use with
|
||||||
|
-- any other silicon devices, unless such use is explicitly licensed under
|
||||||
|
-- a separate agreement with Altera or a megafunction partner. Title to
|
||||||
|
-- the intellectual property, including patents, copyrights, trademarks,
|
||||||
|
-- trade secrets, or maskworks, embodied in any such megafunction design,
|
||||||
|
-- net list, support information, device programming or simulation file, or
|
||||||
|
-- any other related documentation or information provided by Altera or a
|
||||||
|
-- megafunction partner, remains with Altera, the megafunction partner, or
|
||||||
|
-- their respective licensors. No other licenses, including any licenses
|
||||||
|
-- needed under any third party's intellectual property, are provided herein.
|
||||||
|
---->
|
||||||
|
-- Retrieval info: <instance entity-name="altera_fp_functions" version="20.1" >
|
||||||
|
-- Retrieval info: <generic name="FUNCTION_FAMILY" value="ARITH" />
|
||||||
|
-- Retrieval info: <generic name="ARITH_function" value="MUL" />
|
||||||
|
-- Retrieval info: <generic name="CONVERT_function" value="FXP_FP" />
|
||||||
|
-- Retrieval info: <generic name="ALL_function" value="ADD" />
|
||||||
|
-- Retrieval info: <generic name="EXP_LOG_function" value="EXPE" />
|
||||||
|
-- Retrieval info: <generic name="TRIG_function" value="SIN" />
|
||||||
|
-- Retrieval info: <generic name="COMPARE_function" value="MIN" />
|
||||||
|
-- Retrieval info: <generic name="ROOTS_function" value="SQRT" />
|
||||||
|
-- Retrieval info: <generic name="fp_format" value="single" />
|
||||||
|
-- Retrieval info: <generic name="fp_exp" value="8" />
|
||||||
|
-- Retrieval info: <generic name="fp_man" value="23" />
|
||||||
|
-- Retrieval info: <generic name="exponent_width" value="23" />
|
||||||
|
-- Retrieval info: <generic name="frequency_target" value="50" />
|
||||||
|
-- Retrieval info: <generic name="latency_target" value="2" />
|
||||||
|
-- Retrieval info: <generic name="performance_goal" value="combined" />
|
||||||
|
-- Retrieval info: <generic name="rounding_mode" value="nearest with tie breaking away from zero" />
|
||||||
|
-- Retrieval info: <generic name="faithful_rounding" value="false" />
|
||||||
|
-- Retrieval info: <generic name="gen_enable" value="true" />
|
||||||
|
-- Retrieval info: <generic name="divide_type" value="0" />
|
||||||
|
-- Retrieval info: <generic name="select_signal_enable" value="false" />
|
||||||
|
-- Retrieval info: <generic name="scale_by_pi" value="false" />
|
||||||
|
-- Retrieval info: <generic name="number_of_inputs" value="2" />
|
||||||
|
-- Retrieval info: <generic name="trig_no_range_reduction" value="false" />
|
||||||
|
-- Retrieval info: <generic name="report_resources_to_xml" value="false" />
|
||||||
|
-- Retrieval info: <generic name="fxpt_width" value="32" />
|
||||||
|
-- Retrieval info: <generic name="fxpt_fraction" value="0" />
|
||||||
|
-- Retrieval info: <generic name="fxpt_sign" value="1" />
|
||||||
|
-- Retrieval info: <generic name="fp_out_format" value="single" />
|
||||||
|
-- Retrieval info: <generic name="fp_out_exp" value="8" />
|
||||||
|
-- Retrieval info: <generic name="fp_out_man" value="23" />
|
||||||
|
-- Retrieval info: <generic name="fp_in_format" value="single" />
|
||||||
|
-- Retrieval info: <generic name="fp_in_exp" value="8" />
|
||||||
|
-- Retrieval info: <generic name="fp_in_man" value="23" />
|
||||||
|
-- Retrieval info: <generic name="enable_hard_fp" value="true" />
|
||||||
|
-- Retrieval info: <generic name="manual_dsp_planning" value="true" />
|
||||||
|
-- Retrieval info: <generic name="forceRegisters" value="1111" />
|
||||||
|
-- Retrieval info: <generic name="selected_device_family" value="Cyclone V" />
|
||||||
|
-- Retrieval info: <generic name="selected_device_speedgrade" value="7" />
|
||||||
|
-- Retrieval info: </instance>
|
||||||
|
-- IPFS_FILES : fp_mul.vho
|
||||||
|
-- RELATED_FILES: fp_mul.vhd, dspba_library_package.vhd, dspba_library.vhd, fp_mul_0002.vhd
|
73
system_template_de1_soc/fp_mul_hw.tcl
Normal file
73
system_template_de1_soc/fp_mul_hw.tcl
Normal file
|
@ -0,0 +1,73 @@
|
||||||
|
# TCL File Generated by Component Editor 20.1
|
||||||
|
# Sun Mar 27 16:58:15 BST 2022
|
||||||
|
# DO NOT MODIFY
|
||||||
|
|
||||||
|
|
||||||
|
#
|
||||||
|
# fp_mul "Floating Point Mul" v20.1
|
||||||
|
# 2022.03.27.16:58:15
|
||||||
|
#
|
||||||
|
#
|
||||||
|
|
||||||
|
#
|
||||||
|
# request TCL package from ACDS 16.1
|
||||||
|
#
|
||||||
|
package require -exact qsys 16.1
|
||||||
|
|
||||||
|
|
||||||
|
#
|
||||||
|
# module fp_mul
|
||||||
|
#
|
||||||
|
set_module_property DESCRIPTION ""
|
||||||
|
set_module_property NAME fp_mul
|
||||||
|
set_module_property VERSION 20.1
|
||||||
|
set_module_property INTERNAL false
|
||||||
|
set_module_property OPAQUE_ADDRESS_MAP true
|
||||||
|
set_module_property AUTHOR ""
|
||||||
|
set_module_property DISPLAY_NAME "Floating Point Mul"
|
||||||
|
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
|
||||||
|
set_module_property EDITABLE true
|
||||||
|
set_module_property REPORT_TO_TALKBACK false
|
||||||
|
set_module_property ALLOW_GREYBOX_GENERATION false
|
||||||
|
set_module_property REPORT_HIERARCHY false
|
||||||
|
|
||||||
|
|
||||||
|
#
|
||||||
|
# file sets
|
||||||
|
#
|
||||||
|
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
|
||||||
|
set_fileset_property QUARTUS_SYNTH TOP_LEVEL fp_mul
|
||||||
|
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
|
||||||
|
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
|
||||||
|
add_fileset_file fp_mul.vhd VHDL PATH fp_mul.vhd TOP_LEVEL_FILE
|
||||||
|
|
||||||
|
|
||||||
|
#
|
||||||
|
# parameters
|
||||||
|
#
|
||||||
|
|
||||||
|
|
||||||
|
#
|
||||||
|
# display items
|
||||||
|
#
|
||||||
|
|
||||||
|
|
||||||
|
#
|
||||||
|
# connection point fp_mul_slave
|
||||||
|
#
|
||||||
|
add_interface fp_mul_slave nios_custom_instruction end
|
||||||
|
set_interface_property fp_mul_slave clockCycle 0
|
||||||
|
set_interface_property fp_mul_slave operands 2
|
||||||
|
set_interface_property fp_mul_slave ENABLED true
|
||||||
|
set_interface_property fp_mul_slave EXPORT_OF ""
|
||||||
|
set_interface_property fp_mul_slave PORT_NAME_MAP ""
|
||||||
|
set_interface_property fp_mul_slave CMSIS_SVD_VARIABLES ""
|
||||||
|
set_interface_property fp_mul_slave SVD_ADDRESS_GROUP ""
|
||||||
|
|
||||||
|
add_interface_port fp_mul_slave areset reset Input 1
|
||||||
|
add_interface_port fp_mul_slave en clk_en Input 1
|
||||||
|
add_interface_port fp_mul_slave a dataa Input 32
|
||||||
|
add_interface_port fp_mul_slave b datab Input 32
|
||||||
|
add_interface_port fp_mul_slave q result Output 32
|
||||||
|
add_interface_port fp_mul_slave clk clk Input 1
|
||||||
|
|
86
system_template_de1_soc/fp_sub.qip
Normal file
86
system_template_de1_soc/fp_sub.qip
Normal file
|
@ -0,0 +1,86 @@
|
||||||
|
set_global_assignment -entity "fp_sub" -library "fp_sub" -name IP_TOOL_NAME "altera_fp_functions"
|
||||||
|
set_global_assignment -entity "fp_sub" -library "fp_sub" -name IP_TOOL_VERSION "20.1"
|
||||||
|
set_global_assignment -entity "fp_sub" -library "fp_sub" -name IP_TOOL_ENV "mwpim"
|
||||||
|
set_global_assignment -library "fp_sub" -name MISC_FILE [file join $::quartus(qip_path) "fp_sub.cmp"]
|
||||||
|
set_global_assignment -entity "fp_sub" -library "fp_sub" -name IP_TARGETED_DEVICE_FAMILY "Cyclone V"
|
||||||
|
set_global_assignment -entity "fp_sub" -library "fp_sub" -name IP_GENERATED_DEVICE_FAMILY "{Cyclone V}"
|
||||||
|
set_global_assignment -entity "fp_sub" -library "fp_sub" -name IP_QSYS_MODE "UNKNOWN"
|
||||||
|
set_global_assignment -name SYNTHESIS_ONLY_QIP ON
|
||||||
|
set_global_assignment -entity "fp_sub" -library "fp_sub" -name IP_COMPONENT_NAME "ZnBfc3Vi"
|
||||||
|
set_global_assignment -entity "fp_sub" -library "fp_sub" -name IP_COMPONENT_DISPLAY_NAME "RlBfRlVOQ1RJT05TIEludGVsIEZQR0EgSVA="
|
||||||
|
set_global_assignment -entity "fp_sub" -library "fp_sub" -name IP_COMPONENT_REPORT_HIERARCHY "Off"
|
||||||
|
set_global_assignment -entity "fp_sub" -library "fp_sub" -name IP_COMPONENT_INTERNAL "Off"
|
||||||
|
set_global_assignment -entity "fp_sub" -library "fp_sub" -name IP_COMPONENT_AUTHOR "SW50ZWwgQ29ycG9yYXRpb24="
|
||||||
|
set_global_assignment -entity "fp_sub" -library "fp_sub" -name IP_COMPONENT_VERSION "MjAuMQ=="
|
||||||
|
set_global_assignment -entity "fp_sub" -library "fp_sub" -name IP_COMPONENT_DESCRIPTION "QSBjb2xsZWN0aW9uIG9mIGZsb2F0aW5nIHBvaW50IGZ1bmN0aW9ucw=="
|
||||||
|
set_global_assignment -entity "fp_sub_0002" -library "fp_sub" -name IP_COMPONENT_NAME "ZnBfc3ViXzAwMDI="
|
||||||
|
set_global_assignment -entity "fp_sub_0002" -library "fp_sub" -name IP_COMPONENT_DISPLAY_NAME "RlBfRlVOQ1RJT05TIEludGVsIEZQR0EgSVA="
|
||||||
|
set_global_assignment -entity "fp_sub_0002" -library "fp_sub" -name IP_COMPONENT_REPORT_HIERARCHY "Off"
|
||||||
|
set_global_assignment -entity "fp_sub_0002" -library "fp_sub" -name IP_COMPONENT_INTERNAL "Off"
|
||||||
|
set_global_assignment -entity "fp_sub_0002" -library "fp_sub" -name IP_COMPONENT_AUTHOR "SW50ZWwgQ29ycG9yYXRpb24="
|
||||||
|
set_global_assignment -entity "fp_sub_0002" -library "fp_sub" -name IP_COMPONENT_VERSION "MjAuMQ=="
|
||||||
|
set_global_assignment -entity "fp_sub_0002" -library "fp_sub" -name IP_COMPONENT_DESCRIPTION "QSBjb2xsZWN0aW9uIG9mIGZsb2F0aW5nIHBvaW50IGZ1bmN0aW9ucw=="
|
||||||
|
set_global_assignment -entity "fp_sub_0002" -library "fp_sub" -name IP_COMPONENT_PARAMETER "RlVOQ1RJT05fRkFNSUxZ::QVJJVEg=::RmFtaWx5"
|
||||||
|
set_global_assignment -entity "fp_sub_0002" -library "fp_sub" -name IP_COMPONENT_PARAMETER "QVJJVEhfZnVuY3Rpb24=::U1VC::TmFtZQ=="
|
||||||
|
set_global_assignment -entity "fp_sub_0002" -library "fp_sub" -name IP_COMPONENT_PARAMETER "Q09OVkVSVF9mdW5jdGlvbg==::RlhQX0ZQ::TmFtZQ=="
|
||||||
|
set_global_assignment -entity "fp_sub_0002" -library "fp_sub" -name IP_COMPONENT_PARAMETER "QUxMX2Z1bmN0aW9u::QURE::TmFtZQ=="
|
||||||
|
set_global_assignment -entity "fp_sub_0002" -library "fp_sub" -name IP_COMPONENT_PARAMETER "RVhQX0xPR19mdW5jdGlvbg==::RVhQRQ==::TmFtZQ=="
|
||||||
|
set_global_assignment -entity "fp_sub_0002" -library "fp_sub" -name IP_COMPONENT_PARAMETER "VFJJR19mdW5jdGlvbg==::U0lO::TmFtZQ=="
|
||||||
|
set_global_assignment -entity "fp_sub_0002" -library "fp_sub" -name IP_COMPONENT_PARAMETER "Q09NUEFSRV9mdW5jdGlvbg==::TUlO::TmFtZQ=="
|
||||||
|
set_global_assignment -entity "fp_sub_0002" -library "fp_sub" -name IP_COMPONENT_PARAMETER "Uk9PVFNfZnVuY3Rpb24=::U1FSVA==::TmFtZQ=="
|
||||||
|
set_global_assignment -entity "fp_sub_0002" -library "fp_sub" -name IP_COMPONENT_PARAMETER "ZGVyaXZlZGZ1bmN0aW9u::U1VC::ZGVyaXZlZGZ1bmN0aW9u"
|
||||||
|
set_global_assignment -entity "fp_sub_0002" -library "fp_sub" -name IP_COMPONENT_PARAMETER "ZnBfZm9ybWF0::c2luZ2xl::Rm9ybWF0"
|
||||||
|
set_global_assignment -entity "fp_sub_0002" -library "fp_sub" -name IP_COMPONENT_PARAMETER "ZnBfZXhw::OA==::RXhwb25lbnQ="
|
||||||
|
set_global_assignment -entity "fp_sub_0002" -library "fp_sub" -name IP_COMPONENT_PARAMETER "ZnBfZXhwX2Rlcml2ZWQ=::OA==::ZnBfZXhwX2Rlcml2ZWQ="
|
||||||
|
set_global_assignment -entity "fp_sub_0002" -library "fp_sub" -name IP_COMPONENT_PARAMETER "ZnBfbWFu::MjM=::TWFudGlzc2E="
|
||||||
|
set_global_assignment -entity "fp_sub_0002" -library "fp_sub" -name IP_COMPONENT_PARAMETER "ZnBfbWFuX2Rlcml2ZWQ=::MjM=::ZnBfbWFuX2Rlcml2ZWQ="
|
||||||
|
set_global_assignment -entity "fp_sub_0002" -library "fp_sub" -name IP_COMPONENT_PARAMETER "ZXhwb25lbnRfd2lkdGg=::MjM=::RXhwb25lbnQgV2lkdGg="
|
||||||
|
set_global_assignment -entity "fp_sub_0002" -library "fp_sub" -name IP_COMPONENT_PARAMETER "ZnJlcXVlbmN5X3RhcmdldA==::NTA=::VGFyZ2V0"
|
||||||
|
set_global_assignment -entity "fp_sub_0002" -library "fp_sub" -name IP_COMPONENT_PARAMETER "bGF0ZW5jeV90YXJnZXQ=::Mg==::VGFyZ2V0"
|
||||||
|
set_global_assignment -entity "fp_sub_0002" -library "fp_sub" -name IP_COMPONENT_PARAMETER "cGVyZm9ybWFuY2VfZ29hbA==::Y29tYmluZWQ=::R29hbA=="
|
||||||
|
set_global_assignment -entity "fp_sub_0002" -library "fp_sub" -name IP_COMPONENT_PARAMETER "cm91bmRpbmdfbW9kZQ==::bmVhcmVzdCB3aXRoIHRpZSBicmVha2luZyBhd2F5IGZyb20gemVybw==::TW9kZQ=="
|
||||||
|
set_global_assignment -entity "fp_sub_0002" -library "fp_sub" -name IP_COMPONENT_PARAMETER "cm91bmRpbmdfbW9kZV9kZXJpdmVk::bmVhcmVzdCB3aXRoIHRpZSBicmVha2luZyB0byBldmVu::TW9kZQ=="
|
||||||
|
set_global_assignment -entity "fp_sub_0002" -library "fp_sub" -name IP_COMPONENT_PARAMETER "dXNlX3JvdW5kaW5nX21vZGU=::dHJ1ZQ==::dXNlX3JvdW5kaW5nX21vZGU="
|
||||||
|
set_global_assignment -entity "fp_sub_0002" -library "fp_sub" -name IP_COMPONENT_PARAMETER "ZmFpdGhmdWxfcm91bmRpbmc=::ZmFsc2U=::UmVsYXggcm91bmRpbmcgdG8gcm91bmQgdXAgb3IgZG93biB0byByZWR1Y2UgcmVzb3VyY2UgdXNhZ2U="
|
||||||
|
set_global_assignment -entity "fp_sub_0002" -library "fp_sub" -name IP_COMPONENT_PARAMETER "Z2VuX2VuYWJsZQ==::dHJ1ZQ==::R2VuZXJhdGUgYW4gZW5hYmxlIHBvcnQ="
|
||||||
|
set_global_assignment -entity "fp_sub_0002" -library "fp_sub" -name IP_COMPONENT_PARAMETER "ZGl2aWRlX3R5cGU=::MA==::TWV0aG9k"
|
||||||
|
set_global_assignment -entity "fp_sub_0002" -library "fp_sub" -name IP_COMPONENT_PARAMETER "c2VsZWN0X3NpZ25hbF9lbmFibGU=::ZmFsc2U=::VXNlIFNlbGVjdCBTaWduYWw="
|
||||||
|
set_global_assignment -entity "fp_sub_0002" -library "fp_sub" -name IP_COMPONENT_PARAMETER "c2NhbGVfYnlfcGk=::ZmFsc2U=::UmVwcmVzZW50IGFuZ2xlIGFzIG11bHRpcGxlIG9mIFBp"
|
||||||
|
set_global_assignment -entity "fp_sub_0002" -library "fp_sub" -name IP_COMPONENT_PARAMETER "bnVtYmVyX29mX2lucHV0cw==::Mg==::SW5wdXQgVmVjdG9yIERpbWVuc2lvbg=="
|
||||||
|
set_global_assignment -entity "fp_sub_0002" -library "fp_sub" -name IP_COMPONENT_PARAMETER "dHJpZ19ub19yYW5nZV9yZWR1Y3Rpb24=::ZmFsc2U=::SW5wdXRzIGFyZSB3aXRoaW4gcmFuZ2UgLTJwaSB0byArMnBp"
|
||||||
|
set_global_assignment -entity "fp_sub_0002" -library "fp_sub" -name IP_COMPONENT_PARAMETER "cmVwb3J0X3Jlc291cmNlc190b194bWw=::ZmFsc2U=::cmVwb3J0X3Jlc291cmNlc190b194bWw="
|
||||||
|
set_global_assignment -entity "fp_sub_0002" -library "fp_sub" -name IP_COMPONENT_PARAMETER "ZnhwdF93aWR0aA==::MzI=::V2lkdGg="
|
||||||
|
set_global_assignment -entity "fp_sub_0002" -library "fp_sub" -name IP_COMPONENT_PARAMETER "ZnhwdF9mcmFjdGlvbg==::MA==::RnJhY3Rpb24="
|
||||||
|
set_global_assignment -entity "fp_sub_0002" -library "fp_sub" -name IP_COMPONENT_PARAMETER "ZnhwdF9zaWdu::MQ==::U2lnbg=="
|
||||||
|
set_global_assignment -entity "fp_sub_0002" -library "fp_sub" -name IP_COMPONENT_PARAMETER "ZnJlcXVlbmN5X2ZlZWRiYWNr::MA==::ZnJlcXVlbmN5X2ZlZWRiYWNr"
|
||||||
|
set_global_assignment -entity "fp_sub_0002" -library "fp_sub" -name IP_COMPONENT_PARAMETER "bGF0ZW5jeV9mZWVkYmFjaw==::Mg==::bGF0ZW5jeV9mZWVkYmFjaw=="
|
||||||
|
set_global_assignment -entity "fp_sub_0002" -library "fp_sub" -name IP_COMPONENT_PARAMETER "Zm9yY2VfZWxhYm9yYXRl::MA==::Zm9yY2VfZWxhYm9yYXRl"
|
||||||
|
set_global_assignment -entity "fp_sub_0002" -library "fp_sub" -name IP_COMPONENT_PARAMETER "ZnBfb3V0X2Zvcm1hdA==::c2luZ2xl::T3V0cHV0IEZvcm1hdA=="
|
||||||
|
set_global_assignment -entity "fp_sub_0002" -library "fp_sub" -name IP_COMPONENT_PARAMETER "ZnBfb3V0X2V4cA==::OA==::T3V0cHV0IEV4cG9uZW50"
|
||||||
|
set_global_assignment -entity "fp_sub_0002" -library "fp_sub" -name IP_COMPONENT_PARAMETER "ZnBfb3V0X2V4cF9kZXJpdmVk::OA==::ZnBfb3V0X2V4cF9kZXJpdmVk"
|
||||||
|
set_global_assignment -entity "fp_sub_0002" -library "fp_sub" -name IP_COMPONENT_PARAMETER "ZnBfb3V0X21hbg==::MjM=::T3V0cHV0IE1hbnRpc3Nh"
|
||||||
|
set_global_assignment -entity "fp_sub_0002" -library "fp_sub" -name IP_COMPONENT_PARAMETER "ZnBfb3V0X21hbl9kZXJpdmVk::OA==::ZnBfb3V0X21hbl9kZXJpdmVk"
|
||||||
|
set_global_assignment -entity "fp_sub_0002" -library "fp_sub" -name IP_COMPONENT_PARAMETER "ZnBfaW5fZm9ybWF0::c2luZ2xl::SW5wdXQgRm9ybWF0"
|
||||||
|
set_global_assignment -entity "fp_sub_0002" -library "fp_sub" -name IP_COMPONENT_PARAMETER "ZnBfaW5fZXhw::OA==::SW5wdXQgRXhwb25lbnQ="
|
||||||
|
set_global_assignment -entity "fp_sub_0002" -library "fp_sub" -name IP_COMPONENT_PARAMETER "ZnBfaW5fZXhwX2Rlcml2ZWQ=::OA==::ZnBfaW5fZXhwX2Rlcml2ZWQ="
|
||||||
|
set_global_assignment -entity "fp_sub_0002" -library "fp_sub" -name IP_COMPONENT_PARAMETER "ZnBfaW5fbWFu::MjM=::SW5wdXQgTWFudGlzc2E="
|
||||||
|
set_global_assignment -entity "fp_sub_0002" -library "fp_sub" -name IP_COMPONENT_PARAMETER "ZnBfaW5fbWFuX2Rlcml2ZWQ=::OA==::ZnBfaW5fbWFuX2Rlcml2ZWQ="
|
||||||
|
set_global_assignment -entity "fp_sub_0002" -library "fp_sub" -name IP_COMPONENT_PARAMETER "ZW5hYmxlX2hhcmRfZnA=::dHJ1ZQ==::RW5hYmxlIEhhcmQgRmxvYXRpbmcgUG9pbnQ="
|
||||||
|
set_global_assignment -entity "fp_sub_0002" -library "fp_sub" -name IP_COMPONENT_PARAMETER "bWFudWFsX2RzcF9wbGFubmluZw==::dHJ1ZQ==::RW5hYmxlIEhhcmQgRmxvYXRpbmcgUG9pbnQ="
|
||||||
|
set_global_assignment -entity "fp_sub_0002" -library "fp_sub" -name IP_COMPONENT_PARAMETER "Zm9yY2VSZWdpc3RlcnM=::MTExMQ==::Zm9yY2VSZWdpc3RlcnM="
|
||||||
|
set_global_assignment -entity "fp_sub_0002" -library "fp_sub" -name IP_COMPONENT_PARAMETER "UkVTX0RTUF9wYXJhbQ==::MA==::TXVsdGlwbGllcw=="
|
||||||
|
set_global_assignment -entity "fp_sub_0002" -library "fp_sub" -name IP_COMPONENT_PARAMETER "UkVTX0xVVF9wYXJhbQ==::NzI5::TFVUcw=="
|
||||||
|
set_global_assignment -entity "fp_sub_0002" -library "fp_sub" -name IP_COMPONENT_PARAMETER "UkVTX01CSVRfcGFyYW0=::MA==::TWVtb3J5IEJpdHM="
|
||||||
|
set_global_assignment -entity "fp_sub_0002" -library "fp_sub" -name IP_COMPONENT_PARAMETER "UkVTX01CTE9DS19wYXJhbQ==::MA==::TWVtb3J5IEJsb2Nrcw=="
|
||||||
|
set_global_assignment -entity "fp_sub_0002" -library "fp_sub" -name IP_COMPONENT_PARAMETER "c2VsZWN0ZWRfZGV2aWNlX2ZhbWlseQ==::Q3ljbG9uZSBW::c2VsZWN0ZWRfZGV2aWNlX2ZhbWlseQ=="
|
||||||
|
set_global_assignment -entity "fp_sub_0002" -library "fp_sub" -name IP_COMPONENT_PARAMETER "c2VsZWN0ZWRfZGV2aWNlX3NwZWVkZ3JhZGU=::Nw==::c2VsZWN0ZWRfZGV2aWNlX3NwZWVkZ3JhZGU="
|
||||||
|
set_global_assignment -entity "fp_sub_0002" -library "fp_sub" -name IP_COMPONENT_PARAMETER "dmFsaWRhdGlvbl9mYWlsZWQ=::ZmFsc2U=::dmFsaWRhdGlvbl9mYWlsZWQ="
|
||||||
|
|
||||||
|
set_global_assignment -library "fp_sub" -name VHDL_FILE [file join $::quartus(qip_path) "fp_sub.vhd"]
|
||||||
|
set_global_assignment -library "fp_sub" -name VHDL_FILE [file join $::quartus(qip_path) "fp_sub/dspba_library_package.vhd"]
|
||||||
|
set_global_assignment -library "fp_sub" -name VHDL_FILE [file join $::quartus(qip_path) "fp_sub/dspba_library.vhd"]
|
||||||
|
set_global_assignment -library "fp_sub" -name VHDL_FILE [file join $::quartus(qip_path) "fp_sub/fp_sub_0002.vhd"]
|
||||||
|
|
||||||
|
set_global_assignment -entity "fp_sub_0002" -library "fp_sub" -name IP_TOOL_NAME "altera_fp_functions"
|
||||||
|
set_global_assignment -entity "fp_sub_0002" -library "fp_sub" -name IP_TOOL_VERSION "20.1"
|
||||||
|
set_global_assignment -entity "fp_sub_0002" -library "fp_sub" -name IP_TOOL_ENV "mwpim"
|
114
system_template_de1_soc/fp_sub.vhd
Normal file
114
system_template_de1_soc/fp_sub.vhd
Normal file
|
@ -0,0 +1,114 @@
|
||||||
|
-- megafunction wizard: %FP_FUNCTIONS Intel FPGA IP v20.1%
|
||||||
|
-- GENERATION: XML
|
||||||
|
-- fp_sub.vhd
|
||||||
|
|
||||||
|
-- Generated using ACDS version 20.1 720
|
||||||
|
|
||||||
|
library IEEE;
|
||||||
|
use IEEE.std_logic_1164.all;
|
||||||
|
use IEEE.numeric_std.all;
|
||||||
|
|
||||||
|
entity fp_sub is
|
||||||
|
port (
|
||||||
|
clk : in std_logic := '0'; -- clk.clk
|
||||||
|
areset : in std_logic := '0'; -- areset.reset
|
||||||
|
en : in std_logic_vector(0 downto 0) := (others => '0'); -- en.en
|
||||||
|
a : in std_logic_vector(31 downto 0) := (others => '0'); -- a.a
|
||||||
|
b : in std_logic_vector(31 downto 0) := (others => '0'); -- b.b
|
||||||
|
q : out std_logic_vector(31 downto 0) -- q.q
|
||||||
|
);
|
||||||
|
end entity fp_sub;
|
||||||
|
|
||||||
|
architecture rtl of fp_sub is
|
||||||
|
component fp_sub_0002 is
|
||||||
|
port (
|
||||||
|
clk : in std_logic := 'X'; -- clk
|
||||||
|
areset : in std_logic := 'X'; -- reset
|
||||||
|
en : in std_logic_vector(0 downto 0) := (others => 'X'); -- en
|
||||||
|
a : in std_logic_vector(31 downto 0) := (others => 'X'); -- a
|
||||||
|
b : in std_logic_vector(31 downto 0) := (others => 'X'); -- b
|
||||||
|
q : out std_logic_vector(31 downto 0) -- q
|
||||||
|
);
|
||||||
|
end component fp_sub_0002;
|
||||||
|
|
||||||
|
begin
|
||||||
|
|
||||||
|
fp_sub_inst : component fp_sub_0002
|
||||||
|
port map (
|
||||||
|
clk => clk, -- clk.clk
|
||||||
|
areset => areset, -- areset.reset
|
||||||
|
en => en, -- en.en
|
||||||
|
a => a, -- a.a
|
||||||
|
b => b, -- b.b
|
||||||
|
q => q -- q.q
|
||||||
|
);
|
||||||
|
|
||||||
|
end architecture rtl; -- of fp_sub
|
||||||
|
-- Retrieval info: <?xml version="1.0"?>
|
||||||
|
--<!--
|
||||||
|
-- Generated by Altera MegaWizard Launcher Utility version 1.0
|
||||||
|
-- ************************************************************
|
||||||
|
-- THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
|
||||||
|
-- ************************************************************
|
||||||
|
-- Copyright (C) 1991-2022 Altera Corporation
|
||||||
|
-- Any megafunction design, and related net list (encrypted or decrypted),
|
||||||
|
-- support information, device programming or simulation file, and any other
|
||||||
|
-- associated documentation or information provided by Altera or a partner
|
||||||
|
-- under Altera's Megafunction Partnership Program may be used only to
|
||||||
|
-- program PLD devices (but not masked PLD devices) from Altera. Any other
|
||||||
|
-- use of such megafunction design, net list, support information, device
|
||||||
|
-- programming or simulation file, or any other related documentation or
|
||||||
|
-- information is prohibited for any other purpose, including, but not
|
||||||
|
-- limited to modification, reverse engineering, de-compiling, or use with
|
||||||
|
-- any other silicon devices, unless such use is explicitly licensed under
|
||||||
|
-- a separate agreement with Altera or a megafunction partner. Title to
|
||||||
|
-- the intellectual property, including patents, copyrights, trademarks,
|
||||||
|
-- trade secrets, or maskworks, embodied in any such megafunction design,
|
||||||
|
-- net list, support information, device programming or simulation file, or
|
||||||
|
-- any other related documentation or information provided by Altera or a
|
||||||
|
-- megafunction partner, remains with Altera, the megafunction partner, or
|
||||||
|
-- their respective licensors. No other licenses, including any licenses
|
||||||
|
-- needed under any third party's intellectual property, are provided herein.
|
||||||
|
---->
|
||||||
|
-- Retrieval info: <instance entity-name="altera_fp_functions" version="20.1" >
|
||||||
|
-- Retrieval info: <generic name="FUNCTION_FAMILY" value="ARITH" />
|
||||||
|
-- Retrieval info: <generic name="ARITH_function" value="SUB" />
|
||||||
|
-- Retrieval info: <generic name="CONVERT_function" value="FXP_FP" />
|
||||||
|
-- Retrieval info: <generic name="ALL_function" value="ADD" />
|
||||||
|
-- Retrieval info: <generic name="EXP_LOG_function" value="EXPE" />
|
||||||
|
-- Retrieval info: <generic name="TRIG_function" value="SIN" />
|
||||||
|
-- Retrieval info: <generic name="COMPARE_function" value="MIN" />
|
||||||
|
-- Retrieval info: <generic name="ROOTS_function" value="SQRT" />
|
||||||
|
-- Retrieval info: <generic name="fp_format" value="single" />
|
||||||
|
-- Retrieval info: <generic name="fp_exp" value="8" />
|
||||||
|
-- Retrieval info: <generic name="fp_man" value="23" />
|
||||||
|
-- Retrieval info: <generic name="exponent_width" value="23" />
|
||||||
|
-- Retrieval info: <generic name="frequency_target" value="50" />
|
||||||
|
-- Retrieval info: <generic name="latency_target" value="2" />
|
||||||
|
-- Retrieval info: <generic name="performance_goal" value="combined" />
|
||||||
|
-- Retrieval info: <generic name="rounding_mode" value="nearest with tie breaking away from zero" />
|
||||||
|
-- Retrieval info: <generic name="faithful_rounding" value="false" />
|
||||||
|
-- Retrieval info: <generic name="gen_enable" value="true" />
|
||||||
|
-- Retrieval info: <generic name="divide_type" value="0" />
|
||||||
|
-- Retrieval info: <generic name="select_signal_enable" value="false" />
|
||||||
|
-- Retrieval info: <generic name="scale_by_pi" value="false" />
|
||||||
|
-- Retrieval info: <generic name="number_of_inputs" value="2" />
|
||||||
|
-- Retrieval info: <generic name="trig_no_range_reduction" value="false" />
|
||||||
|
-- Retrieval info: <generic name="report_resources_to_xml" value="false" />
|
||||||
|
-- Retrieval info: <generic name="fxpt_width" value="32" />
|
||||||
|
-- Retrieval info: <generic name="fxpt_fraction" value="0" />
|
||||||
|
-- Retrieval info: <generic name="fxpt_sign" value="1" />
|
||||||
|
-- Retrieval info: <generic name="fp_out_format" value="single" />
|
||||||
|
-- Retrieval info: <generic name="fp_out_exp" value="8" />
|
||||||
|
-- Retrieval info: <generic name="fp_out_man" value="23" />
|
||||||
|
-- Retrieval info: <generic name="fp_in_format" value="single" />
|
||||||
|
-- Retrieval info: <generic name="fp_in_exp" value="8" />
|
||||||
|
-- Retrieval info: <generic name="fp_in_man" value="23" />
|
||||||
|
-- Retrieval info: <generic name="enable_hard_fp" value="true" />
|
||||||
|
-- Retrieval info: <generic name="manual_dsp_planning" value="true" />
|
||||||
|
-- Retrieval info: <generic name="forceRegisters" value="1111" />
|
||||||
|
-- Retrieval info: <generic name="selected_device_family" value="Cyclone V" />
|
||||||
|
-- Retrieval info: <generic name="selected_device_speedgrade" value="7" />
|
||||||
|
-- Retrieval info: </instance>
|
||||||
|
-- IPFS_FILES : fp_sub.vho
|
||||||
|
-- RELATED_FILES: fp_sub.vhd, dspba_library_package.vhd, dspba_library.vhd, fp_sub_0002.vhd
|
73
system_template_de1_soc/fp_sub_hw.tcl
Normal file
73
system_template_de1_soc/fp_sub_hw.tcl
Normal file
|
@ -0,0 +1,73 @@
|
||||||
|
# TCL File Generated by Component Editor 20.1
|
||||||
|
# Wed Mar 09 17:15:52 GMT 2022
|
||||||
|
# DO NOT MODIFY
|
||||||
|
|
||||||
|
|
||||||
|
#
|
||||||
|
# fp_sub "Floating Point Sub" v20.1
|
||||||
|
# 2022.03.09.17:15:52
|
||||||
|
#
|
||||||
|
#
|
||||||
|
|
||||||
|
#
|
||||||
|
# request TCL package from ACDS 16.1
|
||||||
|
#
|
||||||
|
package require -exact qsys 16.1
|
||||||
|
|
||||||
|
|
||||||
|
#
|
||||||
|
# module fp_sub
|
||||||
|
#
|
||||||
|
set_module_property DESCRIPTION ""
|
||||||
|
set_module_property NAME fp_sub
|
||||||
|
set_module_property VERSION 20.1
|
||||||
|
set_module_property INTERNAL false
|
||||||
|
set_module_property OPAQUE_ADDRESS_MAP true
|
||||||
|
set_module_property AUTHOR ""
|
||||||
|
set_module_property DISPLAY_NAME "Floating Point Sub"
|
||||||
|
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
|
||||||
|
set_module_property EDITABLE true
|
||||||
|
set_module_property REPORT_TO_TALKBACK false
|
||||||
|
set_module_property ALLOW_GREYBOX_GENERATION false
|
||||||
|
set_module_property REPORT_HIERARCHY false
|
||||||
|
|
||||||
|
|
||||||
|
#
|
||||||
|
# file sets
|
||||||
|
#
|
||||||
|
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
|
||||||
|
set_fileset_property QUARTUS_SYNTH TOP_LEVEL fp_sub
|
||||||
|
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
|
||||||
|
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
|
||||||
|
add_fileset_file fp_sub.vhd VHDL PATH fp_sub.vhd TOP_LEVEL_FILE
|
||||||
|
|
||||||
|
|
||||||
|
#
|
||||||
|
# parameters
|
||||||
|
#
|
||||||
|
|
||||||
|
|
||||||
|
#
|
||||||
|
# display items
|
||||||
|
#
|
||||||
|
|
||||||
|
|
||||||
|
#
|
||||||
|
# connection point fp_sub_slave
|
||||||
|
#
|
||||||
|
add_interface fp_sub_slave nios_custom_instruction end
|
||||||
|
set_interface_property fp_sub_slave clockCycle 0
|
||||||
|
set_interface_property fp_sub_slave operands 2
|
||||||
|
set_interface_property fp_sub_slave ENABLED true
|
||||||
|
set_interface_property fp_sub_slave EXPORT_OF ""
|
||||||
|
set_interface_property fp_sub_slave PORT_NAME_MAP ""
|
||||||
|
set_interface_property fp_sub_slave CMSIS_SVD_VARIABLES ""
|
||||||
|
set_interface_property fp_sub_slave SVD_ADDRESS_GROUP ""
|
||||||
|
|
||||||
|
add_interface_port fp_sub_slave areset reset Input 1
|
||||||
|
add_interface_port fp_sub_slave en clk_en Input 1
|
||||||
|
add_interface_port fp_sub_slave a dataa Input 32
|
||||||
|
add_interface_port fp_sub_slave b datab Input 32
|
||||||
|
add_interface_port fp_sub_slave q result Output 32
|
||||||
|
add_interface_port fp_sub_slave clk clk Input 1
|
||||||
|
|
86
system_template_de1_soc/fp_sum.qip
Normal file
86
system_template_de1_soc/fp_sum.qip
Normal file
|
@ -0,0 +1,86 @@
|
||||||
|
set_global_assignment -entity "fp_sum" -library "fp_sum" -name IP_TOOL_NAME "altera_fp_functions"
|
||||||
|
set_global_assignment -entity "fp_sum" -library "fp_sum" -name IP_TOOL_VERSION "20.1"
|
||||||
|
set_global_assignment -entity "fp_sum" -library "fp_sum" -name IP_TOOL_ENV "mwpim"
|
||||||
|
set_global_assignment -library "fp_sum" -name MISC_FILE [file join $::quartus(qip_path) "fp_sum.cmp"]
|
||||||
|
set_global_assignment -entity "fp_sum" -library "fp_sum" -name IP_TARGETED_DEVICE_FAMILY "Cyclone V"
|
||||||
|
set_global_assignment -entity "fp_sum" -library "fp_sum" -name IP_GENERATED_DEVICE_FAMILY "{Cyclone V}"
|
||||||
|
set_global_assignment -entity "fp_sum" -library "fp_sum" -name IP_QSYS_MODE "UNKNOWN"
|
||||||
|
set_global_assignment -name SYNTHESIS_ONLY_QIP ON
|
||||||
|
set_global_assignment -entity "fp_sum" -library "fp_sum" -name IP_COMPONENT_NAME "ZnBfc3Vt"
|
||||||
|
set_global_assignment -entity "fp_sum" -library "fp_sum" -name IP_COMPONENT_DISPLAY_NAME "RlBfRlVOQ1RJT05TIEludGVsIEZQR0EgSVA="
|
||||||
|
set_global_assignment -entity "fp_sum" -library "fp_sum" -name IP_COMPONENT_REPORT_HIERARCHY "Off"
|
||||||
|
set_global_assignment -entity "fp_sum" -library "fp_sum" -name IP_COMPONENT_INTERNAL "Off"
|
||||||
|
set_global_assignment -entity "fp_sum" -library "fp_sum" -name IP_COMPONENT_AUTHOR "SW50ZWwgQ29ycG9yYXRpb24="
|
||||||
|
set_global_assignment -entity "fp_sum" -library "fp_sum" -name IP_COMPONENT_VERSION "MjAuMQ=="
|
||||||
|
set_global_assignment -entity "fp_sum" -library "fp_sum" -name IP_COMPONENT_DESCRIPTION "QSBjb2xsZWN0aW9uIG9mIGZsb2F0aW5nIHBvaW50IGZ1bmN0aW9ucw=="
|
||||||
|
set_global_assignment -entity "fp_sum_0002" -library "fp_sum" -name IP_COMPONENT_NAME "ZnBfc3VtXzAwMDI="
|
||||||
|
set_global_assignment -entity "fp_sum_0002" -library "fp_sum" -name IP_COMPONENT_DISPLAY_NAME "RlBfRlVOQ1RJT05TIEludGVsIEZQR0EgSVA="
|
||||||
|
set_global_assignment -entity "fp_sum_0002" -library "fp_sum" -name IP_COMPONENT_REPORT_HIERARCHY "Off"
|
||||||
|
set_global_assignment -entity "fp_sum_0002" -library "fp_sum" -name IP_COMPONENT_INTERNAL "Off"
|
||||||
|
set_global_assignment -entity "fp_sum_0002" -library "fp_sum" -name IP_COMPONENT_AUTHOR "SW50ZWwgQ29ycG9yYXRpb24="
|
||||||
|
set_global_assignment -entity "fp_sum_0002" -library "fp_sum" -name IP_COMPONENT_VERSION "MjAuMQ=="
|
||||||
|
set_global_assignment -entity "fp_sum_0002" -library "fp_sum" -name IP_COMPONENT_DESCRIPTION "QSBjb2xsZWN0aW9uIG9mIGZsb2F0aW5nIHBvaW50IGZ1bmN0aW9ucw=="
|
||||||
|
set_global_assignment -entity "fp_sum_0002" -library "fp_sum" -name IP_COMPONENT_PARAMETER "RlVOQ1RJT05fRkFNSUxZ::QVJJVEg=::RmFtaWx5"
|
||||||
|
set_global_assignment -entity "fp_sum_0002" -library "fp_sum" -name IP_COMPONENT_PARAMETER "QVJJVEhfZnVuY3Rpb24=::QURE::TmFtZQ=="
|
||||||
|
set_global_assignment -entity "fp_sum_0002" -library "fp_sum" -name IP_COMPONENT_PARAMETER "Q09OVkVSVF9mdW5jdGlvbg==::RlhQX0ZQ::TmFtZQ=="
|
||||||
|
set_global_assignment -entity "fp_sum_0002" -library "fp_sum" -name IP_COMPONENT_PARAMETER "QUxMX2Z1bmN0aW9u::QURE::TmFtZQ=="
|
||||||
|
set_global_assignment -entity "fp_sum_0002" -library "fp_sum" -name IP_COMPONENT_PARAMETER "RVhQX0xPR19mdW5jdGlvbg==::RVhQRQ==::TmFtZQ=="
|
||||||
|
set_global_assignment -entity "fp_sum_0002" -library "fp_sum" -name IP_COMPONENT_PARAMETER "VFJJR19mdW5jdGlvbg==::U0lO::TmFtZQ=="
|
||||||
|
set_global_assignment -entity "fp_sum_0002" -library "fp_sum" -name IP_COMPONENT_PARAMETER "Q09NUEFSRV9mdW5jdGlvbg==::TUlO::TmFtZQ=="
|
||||||
|
set_global_assignment -entity "fp_sum_0002" -library "fp_sum" -name IP_COMPONENT_PARAMETER "Uk9PVFNfZnVuY3Rpb24=::U1FSVA==::TmFtZQ=="
|
||||||
|
set_global_assignment -entity "fp_sum_0002" -library "fp_sum" -name IP_COMPONENT_PARAMETER "ZGVyaXZlZGZ1bmN0aW9u::QURE::ZGVyaXZlZGZ1bmN0aW9u"
|
||||||
|
set_global_assignment -entity "fp_sum_0002" -library "fp_sum" -name IP_COMPONENT_PARAMETER "ZnBfZm9ybWF0::c2luZ2xl::Rm9ybWF0"
|
||||||
|
set_global_assignment -entity "fp_sum_0002" -library "fp_sum" -name IP_COMPONENT_PARAMETER "ZnBfZXhw::OA==::RXhwb25lbnQ="
|
||||||
|
set_global_assignment -entity "fp_sum_0002" -library "fp_sum" -name IP_COMPONENT_PARAMETER "ZnBfZXhwX2Rlcml2ZWQ=::OA==::ZnBfZXhwX2Rlcml2ZWQ="
|
||||||
|
set_global_assignment -entity "fp_sum_0002" -library "fp_sum" -name IP_COMPONENT_PARAMETER "ZnBfbWFu::MjM=::TWFudGlzc2E="
|
||||||
|
set_global_assignment -entity "fp_sum_0002" -library "fp_sum" -name IP_COMPONENT_PARAMETER "ZnBfbWFuX2Rlcml2ZWQ=::MjM=::ZnBfbWFuX2Rlcml2ZWQ="
|
||||||
|
set_global_assignment -entity "fp_sum_0002" -library "fp_sum" -name IP_COMPONENT_PARAMETER "ZXhwb25lbnRfd2lkdGg=::MjM=::RXhwb25lbnQgV2lkdGg="
|
||||||
|
set_global_assignment -entity "fp_sum_0002" -library "fp_sum" -name IP_COMPONENT_PARAMETER "ZnJlcXVlbmN5X3RhcmdldA==::NTA=::VGFyZ2V0"
|
||||||
|
set_global_assignment -entity "fp_sum_0002" -library "fp_sum" -name IP_COMPONENT_PARAMETER "bGF0ZW5jeV90YXJnZXQ=::Mg==::VGFyZ2V0"
|
||||||
|
set_global_assignment -entity "fp_sum_0002" -library "fp_sum" -name IP_COMPONENT_PARAMETER "cGVyZm9ybWFuY2VfZ29hbA==::Y29tYmluZWQ=::R29hbA=="
|
||||||
|
set_global_assignment -entity "fp_sum_0002" -library "fp_sum" -name IP_COMPONENT_PARAMETER "cm91bmRpbmdfbW9kZQ==::bmVhcmVzdCB3aXRoIHRpZSBicmVha2luZyBhd2F5IGZyb20gemVybw==::TW9kZQ=="
|
||||||
|
set_global_assignment -entity "fp_sum_0002" -library "fp_sum" -name IP_COMPONENT_PARAMETER "cm91bmRpbmdfbW9kZV9kZXJpdmVk::bmVhcmVzdCB3aXRoIHRpZSBicmVha2luZyB0byBldmVu::TW9kZQ=="
|
||||||
|
set_global_assignment -entity "fp_sum_0002" -library "fp_sum" -name IP_COMPONENT_PARAMETER "dXNlX3JvdW5kaW5nX21vZGU=::dHJ1ZQ==::dXNlX3JvdW5kaW5nX21vZGU="
|
||||||
|
set_global_assignment -entity "fp_sum_0002" -library "fp_sum" -name IP_COMPONENT_PARAMETER "ZmFpdGhmdWxfcm91bmRpbmc=::ZmFsc2U=::UmVsYXggcm91bmRpbmcgdG8gcm91bmQgdXAgb3IgZG93biB0byByZWR1Y2UgcmVzb3VyY2UgdXNhZ2U="
|
||||||
|
set_global_assignment -entity "fp_sum_0002" -library "fp_sum" -name IP_COMPONENT_PARAMETER "Z2VuX2VuYWJsZQ==::dHJ1ZQ==::R2VuZXJhdGUgYW4gZW5hYmxlIHBvcnQ="
|
||||||
|
set_global_assignment -entity "fp_sum_0002" -library "fp_sum" -name IP_COMPONENT_PARAMETER "ZGl2aWRlX3R5cGU=::MA==::TWV0aG9k"
|
||||||
|
set_global_assignment -entity "fp_sum_0002" -library "fp_sum" -name IP_COMPONENT_PARAMETER "c2VsZWN0X3NpZ25hbF9lbmFibGU=::ZmFsc2U=::VXNlIFNlbGVjdCBTaWduYWw="
|
||||||
|
set_global_assignment -entity "fp_sum_0002" -library "fp_sum" -name IP_COMPONENT_PARAMETER "c2NhbGVfYnlfcGk=::ZmFsc2U=::UmVwcmVzZW50IGFuZ2xlIGFzIG11bHRpcGxlIG9mIFBp"
|
||||||
|
set_global_assignment -entity "fp_sum_0002" -library "fp_sum" -name IP_COMPONENT_PARAMETER "bnVtYmVyX29mX2lucHV0cw==::Mg==::SW5wdXQgVmVjdG9yIERpbWVuc2lvbg=="
|
||||||
|
set_global_assignment -entity "fp_sum_0002" -library "fp_sum" -name IP_COMPONENT_PARAMETER "dHJpZ19ub19yYW5nZV9yZWR1Y3Rpb24=::ZmFsc2U=::SW5wdXRzIGFyZSB3aXRoaW4gcmFuZ2UgLTJwaSB0byArMnBp"
|
||||||
|
set_global_assignment -entity "fp_sum_0002" -library "fp_sum" -name IP_COMPONENT_PARAMETER "cmVwb3J0X3Jlc291cmNlc190b194bWw=::ZmFsc2U=::cmVwb3J0X3Jlc291cmNlc190b194bWw="
|
||||||
|
set_global_assignment -entity "fp_sum_0002" -library "fp_sum" -name IP_COMPONENT_PARAMETER "ZnhwdF93aWR0aA==::MzI=::V2lkdGg="
|
||||||
|
set_global_assignment -entity "fp_sum_0002" -library "fp_sum" -name IP_COMPONENT_PARAMETER "ZnhwdF9mcmFjdGlvbg==::MA==::RnJhY3Rpb24="
|
||||||
|
set_global_assignment -entity "fp_sum_0002" -library "fp_sum" -name IP_COMPONENT_PARAMETER "ZnhwdF9zaWdu::MQ==::U2lnbg=="
|
||||||
|
set_global_assignment -entity "fp_sum_0002" -library "fp_sum" -name IP_COMPONENT_PARAMETER "ZnJlcXVlbmN5X2ZlZWRiYWNr::MA==::ZnJlcXVlbmN5X2ZlZWRiYWNr"
|
||||||
|
set_global_assignment -entity "fp_sum_0002" -library "fp_sum" -name IP_COMPONENT_PARAMETER "bGF0ZW5jeV9mZWVkYmFjaw==::Mg==::bGF0ZW5jeV9mZWVkYmFjaw=="
|
||||||
|
set_global_assignment -entity "fp_sum_0002" -library "fp_sum" -name IP_COMPONENT_PARAMETER "Zm9yY2VfZWxhYm9yYXRl::MA==::Zm9yY2VfZWxhYm9yYXRl"
|
||||||
|
set_global_assignment -entity "fp_sum_0002" -library "fp_sum" -name IP_COMPONENT_PARAMETER "ZnBfb3V0X2Zvcm1hdA==::c2luZ2xl::T3V0cHV0IEZvcm1hdA=="
|
||||||
|
set_global_assignment -entity "fp_sum_0002" -library "fp_sum" -name IP_COMPONENT_PARAMETER "ZnBfb3V0X2V4cA==::OA==::T3V0cHV0IEV4cG9uZW50"
|
||||||
|
set_global_assignment -entity "fp_sum_0002" -library "fp_sum" -name IP_COMPONENT_PARAMETER "ZnBfb3V0X2V4cF9kZXJpdmVk::OA==::ZnBfb3V0X2V4cF9kZXJpdmVk"
|
||||||
|
set_global_assignment -entity "fp_sum_0002" -library "fp_sum" -name IP_COMPONENT_PARAMETER "ZnBfb3V0X21hbg==::MjM=::T3V0cHV0IE1hbnRpc3Nh"
|
||||||
|
set_global_assignment -entity "fp_sum_0002" -library "fp_sum" -name IP_COMPONENT_PARAMETER "ZnBfb3V0X21hbl9kZXJpdmVk::OA==::ZnBfb3V0X21hbl9kZXJpdmVk"
|
||||||
|
set_global_assignment -entity "fp_sum_0002" -library "fp_sum" -name IP_COMPONENT_PARAMETER "ZnBfaW5fZm9ybWF0::c2luZ2xl::SW5wdXQgRm9ybWF0"
|
||||||
|
set_global_assignment -entity "fp_sum_0002" -library "fp_sum" -name IP_COMPONENT_PARAMETER "ZnBfaW5fZXhw::OA==::SW5wdXQgRXhwb25lbnQ="
|
||||||
|
set_global_assignment -entity "fp_sum_0002" -library "fp_sum" -name IP_COMPONENT_PARAMETER "ZnBfaW5fZXhwX2Rlcml2ZWQ=::OA==::ZnBfaW5fZXhwX2Rlcml2ZWQ="
|
||||||
|
set_global_assignment -entity "fp_sum_0002" -library "fp_sum" -name IP_COMPONENT_PARAMETER "ZnBfaW5fbWFu::MjM=::SW5wdXQgTWFudGlzc2E="
|
||||||
|
set_global_assignment -entity "fp_sum_0002" -library "fp_sum" -name IP_COMPONENT_PARAMETER "ZnBfaW5fbWFuX2Rlcml2ZWQ=::OA==::ZnBfaW5fbWFuX2Rlcml2ZWQ="
|
||||||
|
set_global_assignment -entity "fp_sum_0002" -library "fp_sum" -name IP_COMPONENT_PARAMETER "ZW5hYmxlX2hhcmRfZnA=::dHJ1ZQ==::RW5hYmxlIEhhcmQgRmxvYXRpbmcgUG9pbnQ="
|
||||||
|
set_global_assignment -entity "fp_sum_0002" -library "fp_sum" -name IP_COMPONENT_PARAMETER "bWFudWFsX2RzcF9wbGFubmluZw==::dHJ1ZQ==::RW5hYmxlIEhhcmQgRmxvYXRpbmcgUG9pbnQ="
|
||||||
|
set_global_assignment -entity "fp_sum_0002" -library "fp_sum" -name IP_COMPONENT_PARAMETER "Zm9yY2VSZWdpc3RlcnM=::MTExMQ==::Zm9yY2VSZWdpc3RlcnM="
|
||||||
|
set_global_assignment -entity "fp_sum_0002" -library "fp_sum" -name IP_COMPONENT_PARAMETER "UkVTX0RTUF9wYXJhbQ==::MA==::TXVsdGlwbGllcw=="
|
||||||
|
set_global_assignment -entity "fp_sum_0002" -library "fp_sum" -name IP_COMPONENT_PARAMETER "UkVTX0xVVF9wYXJhbQ==::NzI5::TFVUcw=="
|
||||||
|
set_global_assignment -entity "fp_sum_0002" -library "fp_sum" -name IP_COMPONENT_PARAMETER "UkVTX01CSVRfcGFyYW0=::MA==::TWVtb3J5IEJpdHM="
|
||||||
|
set_global_assignment -entity "fp_sum_0002" -library "fp_sum" -name IP_COMPONENT_PARAMETER "UkVTX01CTE9DS19wYXJhbQ==::MA==::TWVtb3J5IEJsb2Nrcw=="
|
||||||
|
set_global_assignment -entity "fp_sum_0002" -library "fp_sum" -name IP_COMPONENT_PARAMETER "c2VsZWN0ZWRfZGV2aWNlX2ZhbWlseQ==::Q3ljbG9uZSBW::c2VsZWN0ZWRfZGV2aWNlX2ZhbWlseQ=="
|
||||||
|
set_global_assignment -entity "fp_sum_0002" -library "fp_sum" -name IP_COMPONENT_PARAMETER "c2VsZWN0ZWRfZGV2aWNlX3NwZWVkZ3JhZGU=::Nw==::c2VsZWN0ZWRfZGV2aWNlX3NwZWVkZ3JhZGU="
|
||||||
|
set_global_assignment -entity "fp_sum_0002" -library "fp_sum" -name IP_COMPONENT_PARAMETER "dmFsaWRhdGlvbl9mYWlsZWQ=::ZmFsc2U=::dmFsaWRhdGlvbl9mYWlsZWQ="
|
||||||
|
|
||||||
|
set_global_assignment -library "fp_sum" -name VERILOG_FILE [file join $::quartus(qip_path) "fp_sum.v"]
|
||||||
|
set_global_assignment -library "fp_sum" -name VHDL_FILE [file join $::quartus(qip_path) "fp_sum/dspba_library_package.vhd"]
|
||||||
|
set_global_assignment -library "fp_sum" -name VHDL_FILE [file join $::quartus(qip_path) "fp_sum/dspba_library.vhd"]
|
||||||
|
set_global_assignment -library "fp_sum" -name VHDL_FILE [file join $::quartus(qip_path) "fp_sum/fp_sum_0002.vhd"]
|
||||||
|
|
||||||
|
set_global_assignment -entity "fp_sum_0002" -library "fp_sum" -name IP_TOOL_NAME "altera_fp_functions"
|
||||||
|
set_global_assignment -entity "fp_sum_0002" -library "fp_sum" -name IP_TOOL_VERSION "20.1"
|
||||||
|
set_global_assignment -entity "fp_sum_0002" -library "fp_sum" -name IP_TOOL_ENV "mwpim"
|
73
system_template_de1_soc/fp_sum_hw.tcl
Normal file
73
system_template_de1_soc/fp_sum_hw.tcl
Normal file
|
@ -0,0 +1,73 @@
|
||||||
|
# TCL File Generated by Component Editor 20.1
|
||||||
|
# Sun Mar 27 15:35:43 BST 2022
|
||||||
|
# DO NOT MODIFY
|
||||||
|
|
||||||
|
|
||||||
|
#
|
||||||
|
# fp_sum "Floating Point Sum" v20.1
|
||||||
|
# 2022.03.27.15:35:43
|
||||||
|
#
|
||||||
|
#
|
||||||
|
|
||||||
|
#
|
||||||
|
# request TCL package from ACDS 16.1
|
||||||
|
#
|
||||||
|
package require -exact qsys 16.1
|
||||||
|
|
||||||
|
|
||||||
|
#
|
||||||
|
# module fp_sum
|
||||||
|
#
|
||||||
|
set_module_property DESCRIPTION ""
|
||||||
|
set_module_property NAME fp_sum
|
||||||
|
set_module_property VERSION 20.1
|
||||||
|
set_module_property INTERNAL false
|
||||||
|
set_module_property OPAQUE_ADDRESS_MAP true
|
||||||
|
set_module_property AUTHOR ""
|
||||||
|
set_module_property DISPLAY_NAME "Floating Point Sum"
|
||||||
|
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
|
||||||
|
set_module_property EDITABLE true
|
||||||
|
set_module_property REPORT_TO_TALKBACK false
|
||||||
|
set_module_property ALLOW_GREYBOX_GENERATION false
|
||||||
|
set_module_property REPORT_HIERARCHY false
|
||||||
|
|
||||||
|
|
||||||
|
#
|
||||||
|
# file sets
|
||||||
|
#
|
||||||
|
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
|
||||||
|
set_fileset_property QUARTUS_SYNTH TOP_LEVEL fp_sum
|
||||||
|
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
|
||||||
|
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
|
||||||
|
add_fileset_file fp_sum.v VERILOG PATH fp_sum.v TOP_LEVEL_FILE
|
||||||
|
|
||||||
|
|
||||||
|
#
|
||||||
|
# parameters
|
||||||
|
#
|
||||||
|
|
||||||
|
|
||||||
|
#
|
||||||
|
# display items
|
||||||
|
#
|
||||||
|
|
||||||
|
|
||||||
|
#
|
||||||
|
# connection point fp_sum_slave
|
||||||
|
#
|
||||||
|
add_interface fp_sum_slave nios_custom_instruction end
|
||||||
|
set_interface_property fp_sum_slave clockCycle 0
|
||||||
|
set_interface_property fp_sum_slave operands 2
|
||||||
|
set_interface_property fp_sum_slave ENABLED true
|
||||||
|
set_interface_property fp_sum_slave EXPORT_OF ""
|
||||||
|
set_interface_property fp_sum_slave PORT_NAME_MAP ""
|
||||||
|
set_interface_property fp_sum_slave CMSIS_SVD_VARIABLES ""
|
||||||
|
set_interface_property fp_sum_slave SVD_ADDRESS_GROUP ""
|
||||||
|
|
||||||
|
add_interface_port fp_sum_slave areset reset Input 1
|
||||||
|
add_interface_port fp_sum_slave en clk_en Input 1
|
||||||
|
add_interface_port fp_sum_slave a dataa Input 32
|
||||||
|
add_interface_port fp_sum_slave b datab Input 32
|
||||||
|
add_interface_port fp_sum_slave q result Output 32
|
||||||
|
add_interface_port fp_sum_slave clk clk Input 1
|
||||||
|
|
86
system_template_de1_soc/fp_to_fix.qip
Normal file
86
system_template_de1_soc/fp_to_fix.qip
Normal file
|
@ -0,0 +1,86 @@
|
||||||
|
set_global_assignment -entity "fp_to_fix" -library "fp_to_fix" -name IP_TOOL_NAME "altera_fp_functions"
|
||||||
|
set_global_assignment -entity "fp_to_fix" -library "fp_to_fix" -name IP_TOOL_VERSION "20.1"
|
||||||
|
set_global_assignment -entity "fp_to_fix" -library "fp_to_fix" -name IP_TOOL_ENV "mwpim"
|
||||||
|
set_global_assignment -library "fp_to_fix" -name MISC_FILE [file join $::quartus(qip_path) "fp_to_fix.cmp"]
|
||||||
|
set_global_assignment -entity "fp_to_fix" -library "fp_to_fix" -name IP_TARGETED_DEVICE_FAMILY "Cyclone V"
|
||||||
|
set_global_assignment -entity "fp_to_fix" -library "fp_to_fix" -name IP_GENERATED_DEVICE_FAMILY "{Cyclone V}"
|
||||||
|
set_global_assignment -entity "fp_to_fix" -library "fp_to_fix" -name IP_QSYS_MODE "UNKNOWN"
|
||||||
|
set_global_assignment -name SYNTHESIS_ONLY_QIP ON
|
||||||
|
set_global_assignment -entity "fp_to_fix" -library "fp_to_fix" -name IP_COMPONENT_NAME "ZnBfdG9fZml4"
|
||||||
|
set_global_assignment -entity "fp_to_fix" -library "fp_to_fix" -name IP_COMPONENT_DISPLAY_NAME "RlBfRlVOQ1RJT05TIEludGVsIEZQR0EgSVA="
|
||||||
|
set_global_assignment -entity "fp_to_fix" -library "fp_to_fix" -name IP_COMPONENT_REPORT_HIERARCHY "Off"
|
||||||
|
set_global_assignment -entity "fp_to_fix" -library "fp_to_fix" -name IP_COMPONENT_INTERNAL "Off"
|
||||||
|
set_global_assignment -entity "fp_to_fix" -library "fp_to_fix" -name IP_COMPONENT_AUTHOR "SW50ZWwgQ29ycG9yYXRpb24="
|
||||||
|
set_global_assignment -entity "fp_to_fix" -library "fp_to_fix" -name IP_COMPONENT_VERSION "MjAuMQ=="
|
||||||
|
set_global_assignment -entity "fp_to_fix" -library "fp_to_fix" -name IP_COMPONENT_DESCRIPTION "QSBjb2xsZWN0aW9uIG9mIGZsb2F0aW5nIHBvaW50IGZ1bmN0aW9ucw=="
|
||||||
|
set_global_assignment -entity "fp_to_fix_0002" -library "fp_to_fix" -name IP_COMPONENT_NAME "ZnBfdG9fZml4XzAwMDI="
|
||||||
|
set_global_assignment -entity "fp_to_fix_0002" -library "fp_to_fix" -name IP_COMPONENT_DISPLAY_NAME "RlBfRlVOQ1RJT05TIEludGVsIEZQR0EgSVA="
|
||||||
|
set_global_assignment -entity "fp_to_fix_0002" -library "fp_to_fix" -name IP_COMPONENT_REPORT_HIERARCHY "Off"
|
||||||
|
set_global_assignment -entity "fp_to_fix_0002" -library "fp_to_fix" -name IP_COMPONENT_INTERNAL "Off"
|
||||||
|
set_global_assignment -entity "fp_to_fix_0002" -library "fp_to_fix" -name IP_COMPONENT_AUTHOR "SW50ZWwgQ29ycG9yYXRpb24="
|
||||||
|
set_global_assignment -entity "fp_to_fix_0002" -library "fp_to_fix" -name IP_COMPONENT_VERSION "MjAuMQ=="
|
||||||
|
set_global_assignment -entity "fp_to_fix_0002" -library "fp_to_fix" -name IP_COMPONENT_DESCRIPTION "QSBjb2xsZWN0aW9uIG9mIGZsb2F0aW5nIHBvaW50IGZ1bmN0aW9ucw=="
|
||||||
|
set_global_assignment -entity "fp_to_fix_0002" -library "fp_to_fix" -name IP_COMPONENT_PARAMETER "RlVOQ1RJT05fRkFNSUxZ::Q09OVkVSVA==::RmFtaWx5"
|
||||||
|
set_global_assignment -entity "fp_to_fix_0002" -library "fp_to_fix" -name IP_COMPONENT_PARAMETER "QVJJVEhfZnVuY3Rpb24=::QURE::TmFtZQ=="
|
||||||
|
set_global_assignment -entity "fp_to_fix_0002" -library "fp_to_fix" -name IP_COMPONENT_PARAMETER "Q09OVkVSVF9mdW5jdGlvbg==::RlBfRlhQ::TmFtZQ=="
|
||||||
|
set_global_assignment -entity "fp_to_fix_0002" -library "fp_to_fix" -name IP_COMPONENT_PARAMETER "QUxMX2Z1bmN0aW9u::QURE::TmFtZQ=="
|
||||||
|
set_global_assignment -entity "fp_to_fix_0002" -library "fp_to_fix" -name IP_COMPONENT_PARAMETER "RVhQX0xPR19mdW5jdGlvbg==::RVhQRQ==::TmFtZQ=="
|
||||||
|
set_global_assignment -entity "fp_to_fix_0002" -library "fp_to_fix" -name IP_COMPONENT_PARAMETER "VFJJR19mdW5jdGlvbg==::U0lO::TmFtZQ=="
|
||||||
|
set_global_assignment -entity "fp_to_fix_0002" -library "fp_to_fix" -name IP_COMPONENT_PARAMETER "Q09NUEFSRV9mdW5jdGlvbg==::TUlO::TmFtZQ=="
|
||||||
|
set_global_assignment -entity "fp_to_fix_0002" -library "fp_to_fix" -name IP_COMPONENT_PARAMETER "Uk9PVFNfZnVuY3Rpb24=::U1FSVA==::TmFtZQ=="
|
||||||
|
set_global_assignment -entity "fp_to_fix_0002" -library "fp_to_fix" -name IP_COMPONENT_PARAMETER "ZGVyaXZlZGZ1bmN0aW9u::RlBfRlhQ::ZGVyaXZlZGZ1bmN0aW9u"
|
||||||
|
set_global_assignment -entity "fp_to_fix_0002" -library "fp_to_fix" -name IP_COMPONENT_PARAMETER "ZnBfZm9ybWF0::c2luZ2xl::Rm9ybWF0"
|
||||||
|
set_global_assignment -entity "fp_to_fix_0002" -library "fp_to_fix" -name IP_COMPONENT_PARAMETER "ZnBfZXhw::OA==::RXhwb25lbnQ="
|
||||||
|
set_global_assignment -entity "fp_to_fix_0002" -library "fp_to_fix" -name IP_COMPONENT_PARAMETER "ZnBfZXhwX2Rlcml2ZWQ=::OA==::ZnBfZXhwX2Rlcml2ZWQ="
|
||||||
|
set_global_assignment -entity "fp_to_fix_0002" -library "fp_to_fix" -name IP_COMPONENT_PARAMETER "ZnBfbWFu::MjM=::TWFudGlzc2E="
|
||||||
|
set_global_assignment -entity "fp_to_fix_0002" -library "fp_to_fix" -name IP_COMPONENT_PARAMETER "ZnBfbWFuX2Rlcml2ZWQ=::MjM=::ZnBfbWFuX2Rlcml2ZWQ="
|
||||||
|
set_global_assignment -entity "fp_to_fix_0002" -library "fp_to_fix" -name IP_COMPONENT_PARAMETER "ZXhwb25lbnRfd2lkdGg=::MjM=::RXhwb25lbnQgV2lkdGg="
|
||||||
|
set_global_assignment -entity "fp_to_fix_0002" -library "fp_to_fix" -name IP_COMPONENT_PARAMETER "ZnJlcXVlbmN5X3RhcmdldA==::NTA=::VGFyZ2V0"
|
||||||
|
set_global_assignment -entity "fp_to_fix_0002" -library "fp_to_fix" -name IP_COMPONENT_PARAMETER "bGF0ZW5jeV90YXJnZXQ=::MQ==::VGFyZ2V0"
|
||||||
|
set_global_assignment -entity "fp_to_fix_0002" -library "fp_to_fix" -name IP_COMPONENT_PARAMETER "cGVyZm9ybWFuY2VfZ29hbA==::Y29tYmluZWQ=::R29hbA=="
|
||||||
|
set_global_assignment -entity "fp_to_fix_0002" -library "fp_to_fix" -name IP_COMPONENT_PARAMETER "cm91bmRpbmdfbW9kZQ==::bmVhcmVzdCB3aXRoIHRpZSBicmVha2luZyBhd2F5IGZyb20gemVybw==::TW9kZQ=="
|
||||||
|
set_global_assignment -entity "fp_to_fix_0002" -library "fp_to_fix" -name IP_COMPONENT_PARAMETER "cm91bmRpbmdfbW9kZV9kZXJpdmVk::bmVhcmVzdCB3aXRoIHRpZSBicmVha2luZyBhd2F5IGZyb20gemVybw==::TW9kZQ=="
|
||||||
|
set_global_assignment -entity "fp_to_fix_0002" -library "fp_to_fix" -name IP_COMPONENT_PARAMETER "dXNlX3JvdW5kaW5nX21vZGU=::ZmFsc2U=::dXNlX3JvdW5kaW5nX21vZGU="
|
||||||
|
set_global_assignment -entity "fp_to_fix_0002" -library "fp_to_fix" -name IP_COMPONENT_PARAMETER "ZmFpdGhmdWxfcm91bmRpbmc=::ZmFsc2U=::UmVsYXggcm91bmRpbmcgdG8gcm91bmQgdXAgb3IgZG93biB0byByZWR1Y2UgcmVzb3VyY2UgdXNhZ2U="
|
||||||
|
set_global_assignment -entity "fp_to_fix_0002" -library "fp_to_fix" -name IP_COMPONENT_PARAMETER "Z2VuX2VuYWJsZQ==::dHJ1ZQ==::R2VuZXJhdGUgYW4gZW5hYmxlIHBvcnQ="
|
||||||
|
set_global_assignment -entity "fp_to_fix_0002" -library "fp_to_fix" -name IP_COMPONENT_PARAMETER "ZGl2aWRlX3R5cGU=::MA==::TWV0aG9k"
|
||||||
|
set_global_assignment -entity "fp_to_fix_0002" -library "fp_to_fix" -name IP_COMPONENT_PARAMETER "c2VsZWN0X3NpZ25hbF9lbmFibGU=::ZmFsc2U=::VXNlIFNlbGVjdCBTaWduYWw="
|
||||||
|
set_global_assignment -entity "fp_to_fix_0002" -library "fp_to_fix" -name IP_COMPONENT_PARAMETER "c2NhbGVfYnlfcGk=::ZmFsc2U=::UmVwcmVzZW50IGFuZ2xlIGFzIG11bHRpcGxlIG9mIFBp"
|
||||||
|
set_global_assignment -entity "fp_to_fix_0002" -library "fp_to_fix" -name IP_COMPONENT_PARAMETER "bnVtYmVyX29mX2lucHV0cw==::Mg==::SW5wdXQgVmVjdG9yIERpbWVuc2lvbg=="
|
||||||
|
set_global_assignment -entity "fp_to_fix_0002" -library "fp_to_fix" -name IP_COMPONENT_PARAMETER "dHJpZ19ub19yYW5nZV9yZWR1Y3Rpb24=::ZmFsc2U=::SW5wdXRzIGFyZSB3aXRoaW4gcmFuZ2UgLTJwaSB0byArMnBp"
|
||||||
|
set_global_assignment -entity "fp_to_fix_0002" -library "fp_to_fix" -name IP_COMPONENT_PARAMETER "cmVwb3J0X3Jlc291cmNlc190b194bWw=::ZmFsc2U=::cmVwb3J0X3Jlc291cmNlc190b194bWw="
|
||||||
|
set_global_assignment -entity "fp_to_fix_0002" -library "fp_to_fix" -name IP_COMPONENT_PARAMETER "ZnhwdF93aWR0aA==::MzI=::V2lkdGg="
|
||||||
|
set_global_assignment -entity "fp_to_fix_0002" -library "fp_to_fix" -name IP_COMPONENT_PARAMETER "ZnhwdF9mcmFjdGlvbg==::MzA=::RnJhY3Rpb24="
|
||||||
|
set_global_assignment -entity "fp_to_fix_0002" -library "fp_to_fix" -name IP_COMPONENT_PARAMETER "ZnhwdF9zaWdu::MQ==::U2lnbg=="
|
||||||
|
set_global_assignment -entity "fp_to_fix_0002" -library "fp_to_fix" -name IP_COMPONENT_PARAMETER "ZnJlcXVlbmN5X2ZlZWRiYWNr::MA==::ZnJlcXVlbmN5X2ZlZWRiYWNr"
|
||||||
|
set_global_assignment -entity "fp_to_fix_0002" -library "fp_to_fix" -name IP_COMPONENT_PARAMETER "bGF0ZW5jeV9mZWVkYmFjaw==::MQ==::bGF0ZW5jeV9mZWVkYmFjaw=="
|
||||||
|
set_global_assignment -entity "fp_to_fix_0002" -library "fp_to_fix" -name IP_COMPONENT_PARAMETER "Zm9yY2VfZWxhYm9yYXRl::MA==::Zm9yY2VfZWxhYm9yYXRl"
|
||||||
|
set_global_assignment -entity "fp_to_fix_0002" -library "fp_to_fix" -name IP_COMPONENT_PARAMETER "ZnBfb3V0X2Zvcm1hdA==::Y3VzdG9t::T3V0cHV0IEZvcm1hdA=="
|
||||||
|
set_global_assignment -entity "fp_to_fix_0002" -library "fp_to_fix" -name IP_COMPONENT_PARAMETER "ZnBfb3V0X2V4cA==::OA==::T3V0cHV0IEV4cG9uZW50"
|
||||||
|
set_global_assignment -entity "fp_to_fix_0002" -library "fp_to_fix" -name IP_COMPONENT_PARAMETER "ZnBfb3V0X2V4cF9kZXJpdmVk::OA==::ZnBfb3V0X2V4cF9kZXJpdmVk"
|
||||||
|
set_global_assignment -entity "fp_to_fix_0002" -library "fp_to_fix" -name IP_COMPONENT_PARAMETER "ZnBfb3V0X21hbg==::MjM=::T3V0cHV0IE1hbnRpc3Nh"
|
||||||
|
set_global_assignment -entity "fp_to_fix_0002" -library "fp_to_fix" -name IP_COMPONENT_PARAMETER "ZnBfb3V0X21hbl9kZXJpdmVk::MjM=::ZnBfb3V0X21hbl9kZXJpdmVk"
|
||||||
|
set_global_assignment -entity "fp_to_fix_0002" -library "fp_to_fix" -name IP_COMPONENT_PARAMETER "ZnBfaW5fZm9ybWF0::c2luZ2xl::SW5wdXQgRm9ybWF0"
|
||||||
|
set_global_assignment -entity "fp_to_fix_0002" -library "fp_to_fix" -name IP_COMPONENT_PARAMETER "ZnBfaW5fZXhw::OA==::SW5wdXQgRXhwb25lbnQ="
|
||||||
|
set_global_assignment -entity "fp_to_fix_0002" -library "fp_to_fix" -name IP_COMPONENT_PARAMETER "ZnBfaW5fZXhwX2Rlcml2ZWQ=::OA==::ZnBfaW5fZXhwX2Rlcml2ZWQ="
|
||||||
|
set_global_assignment -entity "fp_to_fix_0002" -library "fp_to_fix" -name IP_COMPONENT_PARAMETER "ZnBfaW5fbWFu::MjM=::SW5wdXQgTWFudGlzc2E="
|
||||||
|
set_global_assignment -entity "fp_to_fix_0002" -library "fp_to_fix" -name IP_COMPONENT_PARAMETER "ZnBfaW5fbWFuX2Rlcml2ZWQ=::MjM=::ZnBfaW5fbWFuX2Rlcml2ZWQ="
|
||||||
|
set_global_assignment -entity "fp_to_fix_0002" -library "fp_to_fix" -name IP_COMPONENT_PARAMETER "ZW5hYmxlX2hhcmRfZnA=::dHJ1ZQ==::RW5hYmxlIEhhcmQgRmxvYXRpbmcgUG9pbnQ="
|
||||||
|
set_global_assignment -entity "fp_to_fix_0002" -library "fp_to_fix" -name IP_COMPONENT_PARAMETER "bWFudWFsX2RzcF9wbGFubmluZw==::dHJ1ZQ==::RW5hYmxlIEhhcmQgRmxvYXRpbmcgUG9pbnQ="
|
||||||
|
set_global_assignment -entity "fp_to_fix_0002" -library "fp_to_fix" -name IP_COMPONENT_PARAMETER "Zm9yY2VSZWdpc3RlcnM=::MTExMQ==::Zm9yY2VSZWdpc3RlcnM="
|
||||||
|
set_global_assignment -entity "fp_to_fix_0002" -library "fp_to_fix" -name IP_COMPONENT_PARAMETER "UkVTX0RTUF9wYXJhbQ==::MA==::TXVsdGlwbGllcw=="
|
||||||
|
set_global_assignment -entity "fp_to_fix_0002" -library "fp_to_fix" -name IP_COMPONENT_PARAMETER "UkVTX0xVVF9wYXJhbQ==::MzA2::TFVUcw=="
|
||||||
|
set_global_assignment -entity "fp_to_fix_0002" -library "fp_to_fix" -name IP_COMPONENT_PARAMETER "UkVTX01CSVRfcGFyYW0=::MA==::TWVtb3J5IEJpdHM="
|
||||||
|
set_global_assignment -entity "fp_to_fix_0002" -library "fp_to_fix" -name IP_COMPONENT_PARAMETER "UkVTX01CTE9DS19wYXJhbQ==::MA==::TWVtb3J5IEJsb2Nrcw=="
|
||||||
|
set_global_assignment -entity "fp_to_fix_0002" -library "fp_to_fix" -name IP_COMPONENT_PARAMETER "c2VsZWN0ZWRfZGV2aWNlX2ZhbWlseQ==::Q3ljbG9uZSBW::c2VsZWN0ZWRfZGV2aWNlX2ZhbWlseQ=="
|
||||||
|
set_global_assignment -entity "fp_to_fix_0002" -library "fp_to_fix" -name IP_COMPONENT_PARAMETER "c2VsZWN0ZWRfZGV2aWNlX3NwZWVkZ3JhZGU=::Nw==::c2VsZWN0ZWRfZGV2aWNlX3NwZWVkZ3JhZGU="
|
||||||
|
set_global_assignment -entity "fp_to_fix_0002" -library "fp_to_fix" -name IP_COMPONENT_PARAMETER "dmFsaWRhdGlvbl9mYWlsZWQ=::ZmFsc2U=::dmFsaWRhdGlvbl9mYWlsZWQ="
|
||||||
|
|
||||||
|
set_global_assignment -library "fp_to_fix" -name VERILOG_FILE [file join $::quartus(qip_path) "fp_to_fix.v"]
|
||||||
|
set_global_assignment -library "fp_to_fix" -name VHDL_FILE [file join $::quartus(qip_path) "fp_to_fix/dspba_library_package.vhd"]
|
||||||
|
set_global_assignment -library "fp_to_fix" -name VHDL_FILE [file join $::quartus(qip_path) "fp_to_fix/dspba_library.vhd"]
|
||||||
|
set_global_assignment -library "fp_to_fix" -name VHDL_FILE [file join $::quartus(qip_path) "fp_to_fix/fp_to_fix_0002.vhd"]
|
||||||
|
|
||||||
|
set_global_assignment -entity "fp_to_fix_0002" -library "fp_to_fix" -name IP_TOOL_NAME "altera_fp_functions"
|
||||||
|
set_global_assignment -entity "fp_to_fix_0002" -library "fp_to_fix" -name IP_TOOL_VERSION "20.1"
|
||||||
|
set_global_assignment -entity "fp_to_fix_0002" -library "fp_to_fix" -name IP_TOOL_ENV "mwpim"
|
2012
system_template_de1_soc/fullfunction.bdf
Normal file
2012
system_template_de1_soc/fullfunction.bdf
Normal file
File diff suppressed because it is too large
Load diff
2032
system_template_de1_soc/fullfunction_t.bdf
Normal file
2032
system_template_de1_soc/fullfunction_t.bdf
Normal file
File diff suppressed because it is too large
Load diff
514
system_template_de1_soc/hello_world.bdf
Normal file
514
system_template_de1_soc/hello_world.bdf
Normal file
|
@ -0,0 +1,514 @@
|
||||||
|
/*
|
||||||
|
WARNING: Do NOT edit the input and output ports in this file in a text
|
||||||
|
editor if you plan to continue editing the block that represents it in
|
||||||
|
the Block Editor! File corruption is VERY likely to occur.
|
||||||
|
*/
|
||||||
|
/*
|
||||||
|
Copyright (C) 2020 Intel Corporation. All rights reserved.
|
||||||
|
Your use of Intel Corporation's design tools, logic functions
|
||||||
|
and other software and tools, and any partner logic
|
||||||
|
functions, and any output files from any of the foregoing
|
||||||
|
(including device programming or simulation files), and any
|
||||||
|
associated documentation or information are expressly subject
|
||||||
|
to the terms and conditions of the Intel Program License
|
||||||
|
Subscription Agreement, the Intel Quartus Prime License Agreement,
|
||||||
|
the Intel FPGA IP License Agreement, or other applicable license
|
||||||
|
agreement, including, without limitation, that your use is for
|
||||||
|
the sole purpose of programming logic devices manufactured by
|
||||||
|
Intel and sold by Intel or its authorized distributors. Please
|
||||||
|
refer to the applicable agreement for further details, at
|
||||||
|
https://fpgasoftware.intel.com/eula.
|
||||||
|
*/
|
||||||
|
(header "graphic" (version "1.4"))
|
||||||
|
(pin
|
||||||
|
(input)
|
||||||
|
(rect -24 8 152 24)
|
||||||
|
(text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6)))
|
||||||
|
(text "iCLK_50" (rect 9 0 50 12)(font "Arial" ))
|
||||||
|
(pt 176 8)
|
||||||
|
(drawing
|
||||||
|
(line (pt 92 12)(pt 117 12))
|
||||||
|
(line (pt 92 4)(pt 117 4))
|
||||||
|
(line (pt 121 8)(pt 176 8))
|
||||||
|
(line (pt 92 12)(pt 92 4))
|
||||||
|
(line (pt 117 4)(pt 121 8))
|
||||||
|
(line (pt 117 12)(pt 121 8))
|
||||||
|
)
|
||||||
|
(text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6)))
|
||||||
|
(annotation_block (location)(rect -24 24 40 40))
|
||||||
|
)
|
||||||
|
(pin
|
||||||
|
(output)
|
||||||
|
(rect 160 112 336 128)
|
||||||
|
(text "OUTPUT" (rect 137 0 175 10)(font "Arial" (font_size 6)))
|
||||||
|
(text "oLEDG[7..0]" (rect 25 0 86 12)(font "Arial" ))
|
||||||
|
(pt 176 8)
|
||||||
|
(drawing
|
||||||
|
(line (pt 176 8)(pt 124 8))
|
||||||
|
(line (pt 124 4)(pt 98 4))
|
||||||
|
(line (pt 124 12)(pt 98 12))
|
||||||
|
(line (pt 124 12)(pt 124 4))
|
||||||
|
(line (pt 98 4)(pt 94 8))
|
||||||
|
(line (pt 94 8)(pt 98 12))
|
||||||
|
(line (pt 98 12)(pt 94 8))
|
||||||
|
)
|
||||||
|
(flipy)
|
||||||
|
(annotation_block (location)(rect 160 128 224 144))
|
||||||
|
)
|
||||||
|
(pin
|
||||||
|
(output)
|
||||||
|
(rect 152 208 336 224)
|
||||||
|
(text "OUTPUT" (rect 145 0 183 10)(font "Arial" (font_size 6)))
|
||||||
|
(text "oDRAM_BA[1..0] " (rect 5 0 92 12)(font "Arial" ))
|
||||||
|
(pt 184 8)
|
||||||
|
(drawing
|
||||||
|
(line (pt 184 8)(pt 132 8))
|
||||||
|
(line (pt 132 4)(pt 106 4))
|
||||||
|
(line (pt 132 12)(pt 106 12))
|
||||||
|
(line (pt 132 12)(pt 132 4))
|
||||||
|
(line (pt 106 4)(pt 102 8))
|
||||||
|
(line (pt 102 8)(pt 106 12))
|
||||||
|
(line (pt 106 12)(pt 102 8))
|
||||||
|
)
|
||||||
|
(flipy)
|
||||||
|
(annotation_block (location)(rect 80 224 144 240))
|
||||||
|
)
|
||||||
|
(pin
|
||||||
|
(output)
|
||||||
|
(rect 160 224 336 240)
|
||||||
|
(text "OUTPUT" (rect 137 0 175 10)(font "Arial" (font_size 6)))
|
||||||
|
(text "oDRAM_CAS_N" (rect 5 0 85 12)(font "Arial" ))
|
||||||
|
(pt 176 8)
|
||||||
|
(drawing
|
||||||
|
(line (pt 176 8)(pt 124 8))
|
||||||
|
(line (pt 124 4)(pt 98 4))
|
||||||
|
(line (pt 124 12)(pt 98 12))
|
||||||
|
(line (pt 124 12)(pt 124 4))
|
||||||
|
(line (pt 98 4)(pt 94 8))
|
||||||
|
(line (pt 94 8)(pt 98 12))
|
||||||
|
(line (pt 98 12)(pt 94 8))
|
||||||
|
)
|
||||||
|
(flipy)
|
||||||
|
(annotation_block (location)(rect 80 240 144 256))
|
||||||
|
)
|
||||||
|
(pin
|
||||||
|
(output)
|
||||||
|
(rect 160 240 336 256)
|
||||||
|
(text "OUTPUT" (rect 137 0 175 10)(font "Arial" (font_size 6)))
|
||||||
|
(text "oDRAM_CKE" (rect 5 0 71 12)(font "Arial" ))
|
||||||
|
(pt 176 8)
|
||||||
|
(drawing
|
||||||
|
(line (pt 176 8)(pt 124 8))
|
||||||
|
(line (pt 124 4)(pt 98 4))
|
||||||
|
(line (pt 124 12)(pt 98 12))
|
||||||
|
(line (pt 124 12)(pt 124 4))
|
||||||
|
(line (pt 98 4)(pt 94 8))
|
||||||
|
(line (pt 94 8)(pt 98 12))
|
||||||
|
(line (pt 98 12)(pt 94 8))
|
||||||
|
)
|
||||||
|
(flipy)
|
||||||
|
(annotation_block (location)(rect 80 256 144 272))
|
||||||
|
)
|
||||||
|
(pin
|
||||||
|
(output)
|
||||||
|
(rect 160 256 336 272)
|
||||||
|
(text "OUTPUT" (rect 137 0 175 10)(font "Arial" (font_size 6)))
|
||||||
|
(text "oDRAM_CS_N" (rect 5 0 78 12)(font "Arial" ))
|
||||||
|
(pt 176 8)
|
||||||
|
(drawing
|
||||||
|
(line (pt 176 8)(pt 124 8))
|
||||||
|
(line (pt 124 4)(pt 98 4))
|
||||||
|
(line (pt 124 12)(pt 98 12))
|
||||||
|
(line (pt 124 12)(pt 124 4))
|
||||||
|
(line (pt 98 4)(pt 94 8))
|
||||||
|
(line (pt 94 8)(pt 98 12))
|
||||||
|
(line (pt 98 12)(pt 94 8))
|
||||||
|
)
|
||||||
|
(flipy)
|
||||||
|
(annotation_block (location)(rect 80 272 136 288))
|
||||||
|
)
|
||||||
|
(pin
|
||||||
|
(output)
|
||||||
|
(rect 160 304 336 320)
|
||||||
|
(text "OUTPUT" (rect 137 0 175 10)(font "Arial" (font_size 6)))
|
||||||
|
(text "oDRAM_RAS_N" (rect 5 0 85 12)(font "Arial" ))
|
||||||
|
(pt 176 8)
|
||||||
|
(drawing
|
||||||
|
(line (pt 176 8)(pt 124 8))
|
||||||
|
(line (pt 124 4)(pt 98 4))
|
||||||
|
(line (pt 124 12)(pt 98 12))
|
||||||
|
(line (pt 124 12)(pt 124 4))
|
||||||
|
(line (pt 98 4)(pt 94 8))
|
||||||
|
(line (pt 94 8)(pt 98 12))
|
||||||
|
(line (pt 98 12)(pt 94 8))
|
||||||
|
)
|
||||||
|
(flipy)
|
||||||
|
(annotation_block (location)(rect 80 320 136 336))
|
||||||
|
)
|
||||||
|
(pin
|
||||||
|
(output)
|
||||||
|
(rect 160 320 336 336)
|
||||||
|
(text "OUTPUT" (rect 137 0 175 10)(font "Arial" (font_size 6)))
|
||||||
|
(text "oDRAM_WE_N" (rect 5 0 80 12)(font "Arial" ))
|
||||||
|
(pt 176 8)
|
||||||
|
(drawing
|
||||||
|
(line (pt 176 8)(pt 124 8))
|
||||||
|
(line (pt 124 4)(pt 98 4))
|
||||||
|
(line (pt 124 12)(pt 98 12))
|
||||||
|
(line (pt 124 12)(pt 124 4))
|
||||||
|
(line (pt 98 4)(pt 94 8))
|
||||||
|
(line (pt 94 8)(pt 98 12))
|
||||||
|
(line (pt 98 12)(pt 94 8))
|
||||||
|
)
|
||||||
|
(flipy)
|
||||||
|
(annotation_block (location)(rect 80 336 136 352))
|
||||||
|
)
|
||||||
|
(pin
|
||||||
|
(output)
|
||||||
|
(rect 144 88 320 104)
|
||||||
|
(text "OUTPUT" (rect 137 0 175 10)(font "Arial" (font_size 6)))
|
||||||
|
(text "oDRAM_CLK" (rect 5 0 69 12)(font "Arial" ))
|
||||||
|
(pt 176 8)
|
||||||
|
(drawing
|
||||||
|
(line (pt 176 8)(pt 124 8))
|
||||||
|
(line (pt 124 4)(pt 98 4))
|
||||||
|
(line (pt 124 12)(pt 98 12))
|
||||||
|
(line (pt 124 12)(pt 124 4))
|
||||||
|
(line (pt 98 4)(pt 94 8))
|
||||||
|
(line (pt 94 8)(pt 98 12))
|
||||||
|
(line (pt 98 12)(pt 94 8))
|
||||||
|
)
|
||||||
|
(flipy)
|
||||||
|
(annotation_block (location)(rect 88 128 152 144))
|
||||||
|
)
|
||||||
|
(pin
|
||||||
|
(output)
|
||||||
|
(rect 152 192 336 208)
|
||||||
|
(text "OUTPUT" (rect 145 0 183 10)(font "Arial" (font_size 6)))
|
||||||
|
(text "oDRAM_A[11..0] " (rect 5 0 91 12)(font "Arial" ))
|
||||||
|
(pt 184 8)
|
||||||
|
(drawing
|
||||||
|
(line (pt 184 8)(pt 132 8))
|
||||||
|
(line (pt 132 4)(pt 106 4))
|
||||||
|
(line (pt 132 12)(pt 106 12))
|
||||||
|
(line (pt 132 12)(pt 132 4))
|
||||||
|
(line (pt 106 4)(pt 102 8))
|
||||||
|
(line (pt 102 8)(pt 106 12))
|
||||||
|
(line (pt 106 12)(pt 102 8))
|
||||||
|
)
|
||||||
|
(flipy)
|
||||||
|
(annotation_block (location)(rect 80 208 144 224))
|
||||||
|
)
|
||||||
|
(pin
|
||||||
|
(output)
|
||||||
|
(rect 144 288 336 304)
|
||||||
|
(text "OUTPUT" (rect 153 0 191 10)(font "Arial" (font_size 6)))
|
||||||
|
(text "oDRAM_DQM[1..0]" (rect 5 0 99 12)(font "Arial" ))
|
||||||
|
(pt 192 8)
|
||||||
|
(drawing
|
||||||
|
(line (pt 192 8)(pt 140 8))
|
||||||
|
(line (pt 140 4)(pt 114 4))
|
||||||
|
(line (pt 140 12)(pt 114 12))
|
||||||
|
(line (pt 140 12)(pt 140 4))
|
||||||
|
(line (pt 114 4)(pt 110 8))
|
||||||
|
(line (pt 110 8)(pt 114 12))
|
||||||
|
(line (pt 114 12)(pt 110 8))
|
||||||
|
)
|
||||||
|
(flipy)
|
||||||
|
(annotation_block (location)(rect 8 296 72 336))
|
||||||
|
)
|
||||||
|
(pin
|
||||||
|
(bidir)
|
||||||
|
(rect 152 272 336 288)
|
||||||
|
(text "BIDIR" (rect 159 0 183 10)(font "Arial" (font_size 6)))
|
||||||
|
(text "DRAM_DQ[15..0] " (rect 5 0 94 12)(font "Arial" ))
|
||||||
|
(pt 184 8)
|
||||||
|
(drawing
|
||||||
|
(line (pt 128 4)(pt 106 4))
|
||||||
|
(line (pt 184 8)(pt 132 8))
|
||||||
|
(line (pt 128 12)(pt 106 12))
|
||||||
|
(line (pt 106 4)(pt 102 8))
|
||||||
|
(line (pt 106 12)(pt 102 8))
|
||||||
|
(line (pt 128 4)(pt 132 8))
|
||||||
|
(line (pt 132 8)(pt 128 12))
|
||||||
|
)
|
||||||
|
(flipy)
|
||||||
|
(text "VCC" (rect 160 7 180 17)(font "Arial" (font_size 6)))
|
||||||
|
(annotation_block (location)(rect 80 288 144 304))
|
||||||
|
)
|
||||||
|
(symbol
|
||||||
|
(rect 312 144 344 160)
|
||||||
|
(text "VCC" (rect 7 0 27 10)(font "Arial" (font_size 6)))
|
||||||
|
(text "inst1" (rect 3 5 25 22)(font "Intel Clear" )(invisible))
|
||||||
|
(port
|
||||||
|
(pt 16 16)
|
||||||
|
(output)
|
||||||
|
(text "1" (rect 19 7 24 19)(font "Courier New" (bold))(invisible))
|
||||||
|
(text "1" (rect 19 7 24 19)(font "Courier New" (bold))(invisible))
|
||||||
|
(line (pt 16 16)(pt 16 8))
|
||||||
|
)
|
||||||
|
(drawing
|
||||||
|
(line (pt 8 8)(pt 24 8))
|
||||||
|
)
|
||||||
|
)
|
||||||
|
(symbol
|
||||||
|
(rect 160 -56 320 88)
|
||||||
|
(text "pll" (rect 74 -1 89 15)(font "Arial" (font_size 10)))
|
||||||
|
(text "inst2" (rect 8 128 30 145)(font "Intel Clear" ))
|
||||||
|
(port
|
||||||
|
(pt 0 72)
|
||||||
|
(input)
|
||||||
|
(text "refclk" (rect 0 0 31 14)(font "Arial" (font_size 8)))
|
||||||
|
(text "refclk" (rect 4 61 35 75)(font "Arial" (font_size 8)))
|
||||||
|
(line (pt 0 72)(pt 48 72))
|
||||||
|
)
|
||||||
|
(port
|
||||||
|
(pt 0 112)
|
||||||
|
(input)
|
||||||
|
(text "rst" (rect 0 0 15 14)(font "Arial" (font_size 8)))
|
||||||
|
(text "rst" (rect 4 101 19 115)(font "Arial" (font_size 8)))
|
||||||
|
(line (pt 0 112)(pt 48 112))
|
||||||
|
)
|
||||||
|
(port
|
||||||
|
(pt 160 72)
|
||||||
|
(output)
|
||||||
|
(text "outclk_0" (rect 0 0 47 14)(font "Arial" (font_size 8)))
|
||||||
|
(text "outclk_0" (rect 117 61 164 75)(font "Arial" (font_size 8)))
|
||||||
|
(line (pt 160 72)(pt 112 72))
|
||||||
|
)
|
||||||
|
(port
|
||||||
|
(pt 160 112)
|
||||||
|
(output)
|
||||||
|
(text "outclk_1" (rect 0 0 47 14)(font "Arial" (font_size 8)))
|
||||||
|
(text "outclk_1" (rect 119 101 166 115)(font "Arial" (font_size 8)))
|
||||||
|
(line (pt 160 112)(pt 112 112))
|
||||||
|
)
|
||||||
|
(drawing
|
||||||
|
(text "refclk" (rect 16 43 50 58)(font "Arial" (color 128 0 0)(font_size 9)))
|
||||||
|
(text "clk" (rect 53 67 67 79)(font "Arial" (color 0 0 0)))
|
||||||
|
(text "reset" (rect 19 83 52 98)(font "Arial" (color 128 0 0)(font_size 9)))
|
||||||
|
(text "reset" (rect 53 107 77 119)(font "Arial" (color 0 0 0)))
|
||||||
|
(text "outclk0" (rect 113 43 159 58)(font "Arial" (color 128 0 0)(font_size 9)))
|
||||||
|
(text "clk" (rect 97 67 111 79)(font "Arial" (color 0 0 0)))
|
||||||
|
(text "outclk1" (rect 113 83 159 98)(font "Arial" (color 128 0 0)(font_size 9)))
|
||||||
|
(text "clk" (rect 97 107 111 119)(font "Arial" (color 0 0 0)))
|
||||||
|
(text " altera_pll " (rect 118 128 168 140)(font "Arial" ))
|
||||||
|
(line (pt 48 32)(pt 112 32))
|
||||||
|
(line (pt 112 32)(pt 112 128))
|
||||||
|
(line (pt 48 128)(pt 112 128))
|
||||||
|
(line (pt 48 32)(pt 48 128))
|
||||||
|
(line (pt 49 52)(pt 49 76))
|
||||||
|
(line (pt 50 52)(pt 50 76))
|
||||||
|
(line (pt 49 92)(pt 49 116))
|
||||||
|
(line (pt 50 92)(pt 50 116))
|
||||||
|
(line (pt 111 52)(pt 111 76))
|
||||||
|
(line (pt 110 52)(pt 110 76))
|
||||||
|
(line (pt 111 92)(pt 111 116))
|
||||||
|
(line (pt 110 92)(pt 110 116))
|
||||||
|
(line (pt 0 0)(pt 160 0))
|
||||||
|
(line (pt 160 0)(pt 160 144))
|
||||||
|
(line (pt 0 144)(pt 160 144))
|
||||||
|
(line (pt 0 0)(pt 0 144))
|
||||||
|
)
|
||||||
|
)
|
||||||
|
(symbol
|
||||||
|
(rect 344 8 856 360)
|
||||||
|
(text "first_nios2_system" (rect 200 -1 328 15)(font "Arial" (font_size 10)))
|
||||||
|
(text "inst" (rect 8 336 25 348)(font "Arial" ))
|
||||||
|
(port
|
||||||
|
(pt 0 72)
|
||||||
|
(input)
|
||||||
|
(text "clk_clk" (rect 0 0 37 14)(font "Arial" (font_size 8)))
|
||||||
|
(text "clk_clk" (rect 4 61 41 75)(font "Arial" (font_size 8)))
|
||||||
|
(line (pt 0 72)(pt 224 72))
|
||||||
|
)
|
||||||
|
(port
|
||||||
|
(pt 0 152)
|
||||||
|
(input)
|
||||||
|
(text "reset_reset_n" (rect 0 0 80 14)(font "Arial" (font_size 8)))
|
||||||
|
(text "reset_reset_n" (rect 4 141 84 155)(font "Arial" (font_size 8)))
|
||||||
|
(line (pt 0 152)(pt 224 152))
|
||||||
|
)
|
||||||
|
(port
|
||||||
|
(pt 0 112)
|
||||||
|
(output)
|
||||||
|
(text "led_pio_external_connection_export[7..0]" (rect 0 0 234 14)(font "Arial" (font_size 8)))
|
||||||
|
(text "led_pio_external_connection_export[7..0]" (rect 4 101 238 115)(font "Arial" (font_size 8)))
|
||||||
|
(line (pt 0 112)(pt 224 112)(line_width 3))
|
||||||
|
)
|
||||||
|
(port
|
||||||
|
(pt 0 192)
|
||||||
|
(output)
|
||||||
|
(text "sdram_wire_addr[11..0]" (rect 0 0 136 14)(font "Arial" (font_size 8)))
|
||||||
|
(text "sdram_wire_addr[11..0]" (rect 4 181 140 195)(font "Arial" (font_size 8)))
|
||||||
|
(line (pt 0 192)(pt 224 192)(line_width 3))
|
||||||
|
)
|
||||||
|
(port
|
||||||
|
(pt 0 208)
|
||||||
|
(output)
|
||||||
|
(text "sdram_wire_ba[1..0]" (rect 0 0 118 14)(font "Arial" (font_size 8)))
|
||||||
|
(text "sdram_wire_ba[1..0]" (rect 4 197 122 211)(font "Arial" (font_size 8)))
|
||||||
|
(line (pt 0 208)(pt 224 208)(line_width 3))
|
||||||
|
)
|
||||||
|
(port
|
||||||
|
(pt 0 224)
|
||||||
|
(output)
|
||||||
|
(text "sdram_wire_cas_n" (rect 0 0 110 14)(font "Arial" (font_size 8)))
|
||||||
|
(text "sdram_wire_cas_n" (rect 4 213 114 227)(font "Arial" (font_size 8)))
|
||||||
|
(line (pt 0 224)(pt 224 224))
|
||||||
|
)
|
||||||
|
(port
|
||||||
|
(pt 0 240)
|
||||||
|
(output)
|
||||||
|
(text "sdram_wire_cke" (rect 0 0 95 14)(font "Arial" (font_size 8)))
|
||||||
|
(text "sdram_wire_cke" (rect 4 229 99 243)(font "Arial" (font_size 8)))
|
||||||
|
(line (pt 0 240)(pt 224 240))
|
||||||
|
)
|
||||||
|
(port
|
||||||
|
(pt 0 256)
|
||||||
|
(output)
|
||||||
|
(text "sdram_wire_cs_n" (rect 0 0 103 14)(font "Arial" (font_size 8)))
|
||||||
|
(text "sdram_wire_cs_n" (rect 4 245 107 259)(font "Arial" (font_size 8)))
|
||||||
|
(line (pt 0 256)(pt 224 256))
|
||||||
|
)
|
||||||
|
(port
|
||||||
|
(pt 0 288)
|
||||||
|
(output)
|
||||||
|
(text "sdram_wire_dqm[1..0]" (rect 0 0 127 14)(font "Arial" (font_size 8)))
|
||||||
|
(text "sdram_wire_dqm[1..0]" (rect 4 277 131 291)(font "Arial" (font_size 8)))
|
||||||
|
(line (pt 0 288)(pt 224 288)(line_width 3))
|
||||||
|
)
|
||||||
|
(port
|
||||||
|
(pt 0 304)
|
||||||
|
(output)
|
||||||
|
(text "sdram_wire_ras_n" (rect 0 0 108 14)(font "Arial" (font_size 8)))
|
||||||
|
(text "sdram_wire_ras_n" (rect 4 293 112 307)(font "Arial" (font_size 8)))
|
||||||
|
(line (pt 0 304)(pt 224 304))
|
||||||
|
)
|
||||||
|
(port
|
||||||
|
(pt 0 320)
|
||||||
|
(output)
|
||||||
|
(text "sdram_wire_we_n" (rect 0 0 108 14)(font "Arial" (font_size 8)))
|
||||||
|
(text "sdram_wire_we_n" (rect 4 309 112 323)(font "Arial" (font_size 8)))
|
||||||
|
(line (pt 0 320)(pt 224 320))
|
||||||
|
)
|
||||||
|
(port
|
||||||
|
(pt 0 272)
|
||||||
|
(bidir)
|
||||||
|
(text "sdram_wire_dq[15..0]" (rect 0 0 125 14)(font "Arial" (font_size 8)))
|
||||||
|
(text "sdram_wire_dq[15..0]" (rect 4 261 129 275)(font "Arial" (font_size 8)))
|
||||||
|
(line (pt 0 272)(pt 224 272)(line_width 3))
|
||||||
|
)
|
||||||
|
(drawing
|
||||||
|
(text "clk" (rect 209 43 226 58)(font "Arial" (color 128 0 0)(font_size 9)))
|
||||||
|
(text "clk" (rect 229 67 243 79)(font "Arial" (color 0 0 0)))
|
||||||
|
(text "led_pio_external_connection" (rect 60 83 246 98)(font "Arial" (color 128 0 0)(font_size 9)))
|
||||||
|
(text "export" (rect 229 107 259 119)(font "Arial" (color 0 0 0)))
|
||||||
|
(text "reset" (rect 195 123 228 138)(font "Arial" (color 128 0 0)(font_size 9)))
|
||||||
|
(text "reset_n" (rect 229 147 265 159)(font "Arial" (color 0 0 0)))
|
||||||
|
(text "sdram_wire" (rect 155 163 232 178)(font "Arial" (color 128 0 0)(font_size 9)))
|
||||||
|
(text "addr" (rect 229 187 250 199)(font "Arial" (color 0 0 0)))
|
||||||
|
(text "ba" (rect 229 203 240 215)(font "Arial" (color 0 0 0)))
|
||||||
|
(text "cas_n" (rect 229 219 258 231)(font "Arial" (color 0 0 0)))
|
||||||
|
(text "cke" (rect 229 235 246 247)(font "Arial" (color 0 0 0)))
|
||||||
|
(text "cs_n" (rect 229 251 252 263)(font "Arial" (color 0 0 0)))
|
||||||
|
(text "dq" (rect 229 267 240 279)(font "Arial" (color 0 0 0)))
|
||||||
|
(text "dqm" (rect 229 283 250 295)(font "Arial" (color 0 0 0)))
|
||||||
|
(text "ras_n" (rect 229 299 256 311)(font "Arial" (color 0 0 0)))
|
||||||
|
(text "we_n" (rect 229 315 253 327)(font "Arial" (color 0 0 0)))
|
||||||
|
(text " first_nios2_system " (rect 425 336 527 348)(font "Arial" ))
|
||||||
|
(line (pt 224 32)(pt 288 32))
|
||||||
|
(line (pt 288 32)(pt 288 336))
|
||||||
|
(line (pt 224 336)(pt 288 336))
|
||||||
|
(line (pt 224 32)(pt 224 336))
|
||||||
|
(line (pt 225 52)(pt 225 76))
|
||||||
|
(line (pt 226 52)(pt 226 76))
|
||||||
|
(line (pt 225 92)(pt 225 116))
|
||||||
|
(line (pt 226 92)(pt 226 116))
|
||||||
|
(line (pt 225 132)(pt 225 156))
|
||||||
|
(line (pt 226 132)(pt 226 156))
|
||||||
|
(line (pt 225 172)(pt 225 324))
|
||||||
|
(line (pt 226 172)(pt 226 324))
|
||||||
|
(line (pt 0 0)(pt 512 0))
|
||||||
|
(line (pt 512 0)(pt 512 352))
|
||||||
|
(line (pt 0 352)(pt 512 352))
|
||||||
|
(line (pt 0 0)(pt 0 352))
|
||||||
|
)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 344 120)
|
||||||
|
(pt 336 120)
|
||||||
|
(bus)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 344 160)
|
||||||
|
(pt 328 160)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 344 200)
|
||||||
|
(pt 336 200)
|
||||||
|
(bus)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 344 216)
|
||||||
|
(pt 336 216)
|
||||||
|
(bus)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 344 232)
|
||||||
|
(pt 336 232)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 344 248)
|
||||||
|
(pt 336 248)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 344 264)
|
||||||
|
(pt 336 264)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 344 280)
|
||||||
|
(pt 336 280)
|
||||||
|
(bus)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 344 312)
|
||||||
|
(pt 336 312)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 344 328)
|
||||||
|
(pt 336 328)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 344 296)
|
||||||
|
(pt 336 296)
|
||||||
|
(bus)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 344 80)
|
||||||
|
(pt 336 80)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 328 96)
|
||||||
|
(pt 320 96)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 336 80)
|
||||||
|
(pt 336 16)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 336 16)
|
||||||
|
(pt 320 16)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 328 56)
|
||||||
|
(pt 320 56)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 328 96)
|
||||||
|
(pt 328 56)
|
||||||
|
)
|
||||||
|
(connector
|
||||||
|
(pt 160 16)
|
||||||
|
(pt 152 16)
|
||||||
|
)
|
30
system_template_de1_soc/hello_world.qpf
Normal file
30
system_template_de1_soc/hello_world.qpf
Normal file
|
@ -0,0 +1,30 @@
|
||||||
|
# -------------------------------------------------------------------------- #
|
||||||
|
#
|
||||||
|
# Copyright (C) 1991-2012 Altera Corporation
|
||||||
|
# Your use of Altera Corporation's design tools, logic functions
|
||||||
|
# and other software and tools, and its AMPP partner logic
|
||||||
|
# functions, and any output files from any of the foregoing
|
||||||
|
# (including device programming or simulation files), and any
|
||||||
|
# associated documentation or information are expressly subject
|
||||||
|
# to the terms and conditions of the Altera Program License
|
||||||
|
# Subscription Agreement, Altera MegaCore Function License
|
||||||
|
# Agreement, or other applicable license agreement, including,
|
||||||
|
# without limitation, that your use is for the sole purpose of
|
||||||
|
# programming logic devices manufactured by Altera and sold by
|
||||||
|
# Altera or its authorized distributors. Please refer to the
|
||||||
|
# applicable agreement for further details.
|
||||||
|
#
|
||||||
|
# -------------------------------------------------------------------------- #
|
||||||
|
#
|
||||||
|
# Quartus II 32-bit
|
||||||
|
# Version 12.0 Build 178 05/31/2012 SJ Full Version
|
||||||
|
# Date created = 12:12:58 November 25, 2012
|
||||||
|
#
|
||||||
|
# -------------------------------------------------------------------------- #
|
||||||
|
|
||||||
|
QUARTUS_VERSION = "12.0"
|
||||||
|
DATE = "12:12:58 November 25, 2012"
|
||||||
|
|
||||||
|
# Revisions
|
||||||
|
|
||||||
|
PROJECT_REVISION = "hello_world"
|
142
system_template_de1_soc/hello_world.qsf
Normal file
142
system_template_de1_soc/hello_world.qsf
Normal file
|
@ -0,0 +1,142 @@
|
||||||
|
# -------------------------------------------------------------------------- #
|
||||||
|
#
|
||||||
|
# Copyright (C) 1991-2012 Altera Corporation
|
||||||
|
# Your use of Altera Corporation's design tools, logic functions
|
||||||
|
# and other software and tools, and its AMPP partner logic
|
||||||
|
# functions, and any output files from any of the foregoing
|
||||||
|
# (including device programming or simulation files), and any
|
||||||
|
# associated documentation or information are expressly subject
|
||||||
|
# to the terms and conditions of the Altera Program License
|
||||||
|
# Subscription Agreement, Altera MegaCore Function License
|
||||||
|
# Agreement, or other applicable license agreement, including,
|
||||||
|
# without limitation, that your use is for the sole purpose of
|
||||||
|
# programming logic devices manufactured by Altera and sold by
|
||||||
|
# Altera or its authorized distributors. Please refer to the
|
||||||
|
# applicable agreement for further details.
|
||||||
|
#
|
||||||
|
# -------------------------------------------------------------------------- #
|
||||||
|
#
|
||||||
|
# Quartus II 32-bit
|
||||||
|
# Version 12.0 Build 178 05/31/2012 SJ Full Version
|
||||||
|
# Date created = 12:12:59 November 25, 2012
|
||||||
|
#
|
||||||
|
# -------------------------------------------------------------------------- #
|
||||||
|
#
|
||||||
|
# Notes:
|
||||||
|
#
|
||||||
|
# 1) The default values for assignments are stored in the file:
|
||||||
|
# hello_world_assignment_defaults.qdf
|
||||||
|
# If this file doesn't exist, see file:
|
||||||
|
# assignment_defaults.qdf
|
||||||
|
#
|
||||||
|
# 2) Altera recommends that you do not modify this file. This
|
||||||
|
# file is updated automatically by the Quartus II software
|
||||||
|
# and any changes you make may be lost or overwritten.
|
||||||
|
#
|
||||||
|
# -------------------------------------------------------------------------- #
|
||||||
|
|
||||||
|
|
||||||
|
set_global_assignment -name FAMILY "Cyclone V"
|
||||||
|
set_global_assignment -name DEVICE 5CSEMA5F31C6
|
||||||
|
set_global_assignment -name TOP_LEVEL_ENTITY hello_world
|
||||||
|
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 12.0
|
||||||
|
set_global_assignment -name PROJECT_CREATION_TIME_DATE "12:12:59 NOVEMBER 25, 2012"
|
||||||
|
set_global_assignment -name LAST_QUARTUS_VERSION "20.1.1 Lite Edition"
|
||||||
|
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
|
||||||
|
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
|
||||||
|
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
|
||||||
|
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
|
||||||
|
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "3.3-V LVTTL"
|
||||||
|
set_global_assignment -name TIMING_ANALYZER_DO_REPORT_TIMING ON
|
||||||
|
set_global_assignment -name BOARD "DE1-SoC Board"
|
||||||
|
|
||||||
|
set_location_assignment PIN_AF14 -to iCLK_50
|
||||||
|
set_location_assignment PIN_AK6 -to DRAM_DQ[0]
|
||||||
|
set_location_assignment PIN_AJ7 -to DRAM_DQ[1]
|
||||||
|
set_location_assignment PIN_AJ9 -to DRAM_DQ[10]
|
||||||
|
set_location_assignment PIN_AH9 -to DRAM_DQ[11]
|
||||||
|
set_location_assignment PIN_AH8 -to DRAM_DQ[12]
|
||||||
|
set_location_assignment PIN_AH7 -to DRAM_DQ[13]
|
||||||
|
set_location_assignment PIN_AJ6 -to DRAM_DQ[14]
|
||||||
|
set_location_assignment PIN_AJ5 -to DRAM_DQ[15]
|
||||||
|
set_location_assignment PIN_AK7 -to DRAM_DQ[2]
|
||||||
|
set_location_assignment PIN_AK8 -to DRAM_DQ[3]
|
||||||
|
set_location_assignment PIN_AK9 -to DRAM_DQ[4]
|
||||||
|
set_location_assignment PIN_AG10 -to DRAM_DQ[5]
|
||||||
|
set_location_assignment PIN_AK11 -to DRAM_DQ[6]
|
||||||
|
set_location_assignment PIN_AJ11 -to DRAM_DQ[7]
|
||||||
|
set_location_assignment PIN_AH10 -to DRAM_DQ[8]
|
||||||
|
set_location_assignment PIN_AJ10 -to DRAM_DQ[9]
|
||||||
|
|
||||||
|
set_location_assignment PIN_V16 -to oLEDG[0]
|
||||||
|
set_location_assignment PIN_W16 -to oLEDG[1]
|
||||||
|
set_location_assignment PIN_V17 -to oLEDG[2]
|
||||||
|
set_location_assignment PIN_V18 -to oLEDG[3]
|
||||||
|
set_location_assignment PIN_W17 -to oLEDG[4]
|
||||||
|
set_location_assignment PIN_W19 -to oLEDG[5]
|
||||||
|
set_location_assignment PIN_Y19 -to oLEDG[6]
|
||||||
|
set_location_assignment PIN_W20 -to oLEDG[7]
|
||||||
|
|
||||||
|
set_location_assignment PIN_AJ12 -to oDRAM_BA[1]
|
||||||
|
set_location_assignment PIN_AF13 -to oDRAM_BA[0]
|
||||||
|
set_location_assignment PIN_AF11 -to oDRAM_CAS_N
|
||||||
|
set_location_assignment PIN_AK13 -to oDRAM_CKE
|
||||||
|
set_location_assignment PIN_AH12 -to oDRAM_CLK
|
||||||
|
set_location_assignment PIN_AG11 -to oDRAM_CS_N
|
||||||
|
set_location_assignment PIN_AE13 -to oDRAM_RAS_N
|
||||||
|
set_location_assignment PIN_AA13 -to oDRAM_WE_N
|
||||||
|
set_location_assignment PIN_AJ14 -to oDRAM_A[12]
|
||||||
|
set_location_assignment PIN_AH13 -to oDRAM_A[11]
|
||||||
|
set_location_assignment PIN_AG12 -to oDRAM_A[10]
|
||||||
|
set_location_assignment PIN_AG13 -to oDRAM_A[9]
|
||||||
|
set_location_assignment PIN_AH15 -to oDRAM_A[8]
|
||||||
|
set_location_assignment PIN_AF15 -to oDRAM_A[7]
|
||||||
|
set_location_assignment PIN_AD14 -to oDRAM_A[6]
|
||||||
|
set_location_assignment PIN_AC14 -to oDRAM_A[5]
|
||||||
|
set_location_assignment PIN_AB15 -to oDRAM_A[4]
|
||||||
|
set_location_assignment PIN_AE14 -to oDRAM_A[3]
|
||||||
|
set_location_assignment PIN_AG15 -to oDRAM_A[2]
|
||||||
|
set_location_assignment PIN_AH14 -to oDRAM_A[1]
|
||||||
|
set_location_assignment PIN_AK14 -to oDRAM_A[0]
|
||||||
|
set_location_assignment PIN_AK12 -to oDRAM_DQM[1]
|
||||||
|
set_location_assignment PIN_AB13 -to oDRAM_DQM[0]
|
||||||
|
|
||||||
|
set_global_assignment -name CYCLONEII_RESERVE_NCEO_AFTER_CONFIGURATION "USE AS REGULAR IO"
|
||||||
|
set_global_assignment -name SEARCH_PATH "c:\\users\\suple\\desktop\\dsd-cw\\system_template_de1_soc"
|
||||||
|
set_global_assignment -name EDA_SIMULATION_TOOL "<None>"
|
||||||
|
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_timing
|
||||||
|
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_symbol
|
||||||
|
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_signal_integrity
|
||||||
|
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_boundary_scan
|
||||||
|
set_global_assignment -name EDA_DESIGN_INSTANCE_NAME NA -section_id adder_tb
|
||||||
|
set_global_assignment -name EDA_TEST_BENCH_MODULE_NAME adder_tb -section_id adder_tb
|
||||||
|
set_global_assignment -name EDA_TEST_BENCH_FILE adder_tb.sv -section_id adder_tb
|
||||||
|
set_global_assignment -name BDF_FILE fullfunction.bdf
|
||||||
|
set_global_assignment -name BDF_FILE fullfunction_t.bdf
|
||||||
|
set_global_assignment -name VERILOG_FILE fp_div2.v
|
||||||
|
set_global_assignment -name VERILOG_FILE fp_div128.v
|
||||||
|
set_global_assignment -name VERILOG_FILE cordic.v
|
||||||
|
set_global_assignment -name VERILOG_FILE cordic_t.v
|
||||||
|
set_global_assignment -name QSYS_FILE first_nios2_system.qsys
|
||||||
|
set_global_assignment -name SDC_FILE hw_dev_tutorial.sdc
|
||||||
|
set_global_assignment -name BDF_FILE hello_world.bdf
|
||||||
|
set_global_assignment -name QIP_FILE pll.qip
|
||||||
|
set_global_assignment -name SIP_FILE pll.sip
|
||||||
|
set_global_assignment -name QIP_FILE fp_add.qip
|
||||||
|
set_global_assignment -name QIP_FILE fp_sub.qip
|
||||||
|
set_global_assignment -name SIP_FILE fp_sub.sip
|
||||||
|
set_global_assignment -name QIP_FILE fp_mul.qip
|
||||||
|
set_global_assignment -name SIP_FILE fp_mul.sip
|
||||||
|
set_global_assignment -name QIP_FILE fp_to_fix.qip
|
||||||
|
set_global_assignment -name SIP_FILE fp_to_fix.sip
|
||||||
|
set_global_assignment -name QIP_FILE fix_to_fp.qip
|
||||||
|
set_global_assignment -name SIP_FILE fix_to_fp.sip
|
||||||
|
set_global_assignment -name VERILOG_FILE const128.v
|
||||||
|
set_global_assignment -name BDF_FILE dualfunction.bdf
|
||||||
|
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
|
||||||
|
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
|
||||||
|
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
|
||||||
|
set_global_assignment -name BDF_FILE dualfunction_t.bdf
|
||||||
|
set_global_assignment -name QIP_FILE fp_sum.qip
|
||||||
|
set_global_assignment -name SIP_FILE fp_sum.sip
|
||||||
|
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top
|
17
system_template_de1_soc/hw_dev_tutorial.sdc
Normal file
17
system_template_de1_soc/hw_dev_tutorial.sdc
Normal file
|
@ -0,0 +1,17 @@
|
||||||
|
#Update -period with clock period (in nanoseconds) of the clock driving the fpga
|
||||||
|
create_clock -name sopc_clk -period 20 [get_ports iCLK_50]
|
||||||
|
|
||||||
|
#Setting LED outputs as false path, since no timing requirement
|
||||||
|
set_false_path -from * -to [get_ports oLEDG[*]]
|
||||||
|
|
||||||
|
#Constraining JTAG interface
|
||||||
|
#TCK port
|
||||||
|
create_clock -name altera_reserved_tck -period 100 [get_ports altera_reserved_tck]
|
||||||
|
#cut all paths to and from tck
|
||||||
|
set_clock_groups -exclusive -group [get_clocks altera_reserved_tck]
|
||||||
|
#constrain the TDI port
|
||||||
|
set_input_delay -clock altera_reserved_tck 20 [get_ports altera_reserved_tdi]
|
||||||
|
#constrain the TMS port
|
||||||
|
set_input_delay -clock altera_reserved_tck 20 [get_ports altera_reserved_tms]
|
||||||
|
#constrain the TDO port
|
||||||
|
set_output_delay -clock altera_reserved_tck 20 [get_ports altera_reserved_tdo]
|
338
system_template_de1_soc/pll.qip
Normal file
338
system_template_de1_soc/pll.qip
Normal file
|
@ -0,0 +1,338 @@
|
||||||
|
set_global_assignment -entity "pll" -library "pll" -name IP_TOOL_NAME "altera_pll"
|
||||||
|
set_global_assignment -entity "pll" -library "pll" -name IP_TOOL_VERSION "21.1"
|
||||||
|
set_global_assignment -entity "pll" -library "pll" -name IP_TOOL_ENV "mwpim"
|
||||||
|
set_global_assignment -library "pll" -name MISC_FILE [file join $::quartus(qip_path) "pll.cmp"]
|
||||||
|
set_global_assignment -entity "pll" -library "pll" -name IP_TARGETED_DEVICE_FAMILY "Cyclone V"
|
||||||
|
set_global_assignment -entity "pll" -library "pll" -name IP_GENERATED_DEVICE_FAMILY "{Cyclone V}"
|
||||||
|
set_global_assignment -entity "pll" -library "pll" -name IP_QSYS_MODE "UNKNOWN"
|
||||||
|
set_global_assignment -name SYNTHESIS_ONLY_QIP ON
|
||||||
|
set_global_assignment -entity "pll" -library "pll" -name IP_COMPONENT_NAME "cGxs"
|
||||||
|
set_global_assignment -entity "pll" -library "pll" -name IP_COMPONENT_DISPLAY_NAME "UExMIEludGVsIEZQR0EgSVA="
|
||||||
|
set_global_assignment -entity "pll" -library "pll" -name IP_COMPONENT_REPORT_HIERARCHY "Off"
|
||||||
|
set_global_assignment -entity "pll" -library "pll" -name IP_COMPONENT_INTERNAL "Off"
|
||||||
|
set_global_assignment -entity "pll" -library "pll" -name IP_COMPONENT_AUTHOR "SW50ZWwgQ29ycG9yYXRpb24="
|
||||||
|
set_global_assignment -entity "pll" -library "pll" -name IP_COMPONENT_VERSION "MjEuMQ=="
|
||||||
|
set_global_assignment -entity "pll" -library "pll" -name IP_COMPONENT_DESCRIPTION "SW50ZWwgUGhhc2UtTG9ja2VkIExvb3A="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_NAME "cGxsXzAwMDI="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_DISPLAY_NAME "UExMIEludGVsIEZQR0EgSVA="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_REPORT_HIERARCHY "Off"
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_INTERNAL "Off"
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_AUTHOR "SW50ZWwgQ29ycG9yYXRpb24="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_VERSION "MjEuMQ=="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_DESCRIPTION "SW50ZWwgUGhhc2UtTG9ja2VkIExvb3A="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "ZGVidWdfcHJpbnRfb3V0cHV0::ZmFsc2U=::ZGVidWdfcHJpbnRfb3V0cHV0"
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "ZGVidWdfdXNlX3JiY190YWZfbWV0aG9k::ZmFsc2U=::ZGVidWdfdXNlX3JiY190YWZfbWV0aG9k"
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "ZGV2aWNl::VW5rbm93bg==::ZGV2aWNl"
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2RldmljZV9zcGVlZF9ncmFkZQ==::Mg==::RGV2aWNlIFNwZWVkIEdyYWRl"
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX3BsbF9tb2Rl::SW50ZWdlci1OIFBMTA==::UExMIE1vZGU="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "ZnJhY3Rpb25hbF92Y29fbXVsdGlwbGllcg==::ZmFsc2U=::ZnJhY3Rpb25hbF92Y29fbXVsdGlwbGllcg=="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX3JlZmVyZW5jZV9jbG9ja19mcmVxdWVuY3k=::NTAuMA==::UmVmZXJlbmNlIENsb2NrIEZyZXF1ZW5jeQ=="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "cmVmZXJlbmNlX2Nsb2NrX2ZyZXF1ZW5jeQ==::NTAuMCBNSHo=::cmVmZXJlbmNlX2Nsb2NrX2ZyZXF1ZW5jeQ=="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2NoYW5uZWxfc3BhY2luZw==::MC4w::Q2hhbm5lbCBTcGFjaW5n"
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX29wZXJhdGlvbl9tb2Rl::ZGlyZWN0::T3BlcmF0aW9uIE1vZGU="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2ZlZWRiYWNrX2Nsb2Nr::R2xvYmFsIENsb2Nr::RmVlZGJhY2sgQ2xvY2s="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2ZyYWN0aW9uYWxfY291dA==::MzI=::RnJhY3Rpb25hbCBjYXJyeSBvdXQ="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2RzbV9vdXRfc2Vs::MXN0X29yZGVy::RFNNIE9yZGVy"
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "b3BlcmF0aW9uX21vZGU=::ZGlyZWN0::b3BlcmF0aW9uX21vZGU="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX3VzZV9sb2NrZWQ=::ZmFsc2U=::RW5hYmxlIGxvY2tlZCBvdXRwdXQgcG9ydA=="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2VuX2Fkdl9wYXJhbXM=::ZmFsc2U=::RW5hYmxlIHBoeXNpY2FsIG91dHB1dCBjbG9jayBwYXJhbWV0ZXJz"
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX251bWJlcl9vZl9jbG9ja3M=::Mg==::TnVtYmVyIE9mIENsb2Nrcw=="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "bnVtYmVyX29mX2Nsb2Nrcw==::Mg==::bnVtYmVyX29mX2Nsb2Nrcw=="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX211bHRpcGx5X2ZhY3Rvcg==::MQ==::TXVsdGlwbHkgRmFjdG9yIChNLUNvdW50ZXIp"
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2ZyYWNfbXVsdGlwbHlfZmFjdG9y::MQ==::RnJhY3Rpb25hbCBNdWx0aXBseSBGYWN0b3IgKEsp"
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2RpdmlkZV9mYWN0b3Jfbg==::MQ==::RGl2aWRlIEZhY3RvciAoTi1Db3VudGVyKQ=="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2Nhc2NhZGVfY291bnRlcjA=::ZmFsc2U=::TWFrZSB0aGlzIGEgY2FzY2FkZSBjb3VudGVy"
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX291dHB1dF9jbG9ja19mcmVxdWVuY3kw::NTAuMA==::RGVzaXJlZCBGcmVxdWVuY3k="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2RpdmlkZV9mYWN0b3JfYzA=::MQ==::RGl2aWRlIEZhY3RvciAoQy1Db3VudGVyKQ=="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2FjdHVhbF9tdWx0aXBseV9mYWN0b3Iw::Ng==::QWN0dWFsIE11bHRpcGx5IEZhY3Rvcg=="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2FjdHVhbF9mcmFjX211bHRpcGx5X2ZhY3RvcjA=::MQ==::QWN0dWFsIEZyYWN0aW9uYWwgTXVsdGlwbHkgRmFjdG9yIChLKQ=="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2FjdHVhbF9kaXZpZGVfZmFjdG9yMA==::Ng==::QWN0dWFsIERpdmlkZSBGYWN0b3I="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2FjdHVhbF9vdXRwdXRfY2xvY2tfZnJlcXVlbmN5MA==::MCBNSHo=::QWN0dWFsIEZyZXF1ZW5jeQ=="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX3BzX3VuaXRzMA==::cHM=::UGhhc2UgU2hpZnQgdW5pdHM="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX3BoYXNlX3NoaWZ0MA==::MA==::UGhhc2UgU2hpZnQ="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX3BoYXNlX3NoaWZ0X2RlZzA=::MC4w::UGhhc2UgU2hpZnQ="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2FjdHVhbF9waGFzZV9zaGlmdDA=::MA==::QWN0dWFsIFBoYXNlIFNoaWZ0"
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2R1dHlfY3ljbGUw::NTA=::RHV0eSBDeWNsZQ=="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2Nhc2NhZGVfY291bnRlcjE=::ZmFsc2U=::TWFrZSB0aGlzIGEgY2FzY2FkZSBjb3VudGVy"
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX291dHB1dF9jbG9ja19mcmVxdWVuY3kx::NTAuMA==::RGVzaXJlZCBGcmVxdWVuY3k="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2RpdmlkZV9mYWN0b3JfYzE=::MQ==::RGl2aWRlIEZhY3RvciAoQy1Db3VudGVyKQ=="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2FjdHVhbF9tdWx0aXBseV9mYWN0b3Ix::Ng==::QWN0dWFsIE11bHRpcGx5IEZhY3Rvcg=="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2FjdHVhbF9mcmFjX211bHRpcGx5X2ZhY3RvcjE=::MQ==::QWN0dWFsIEZyYWN0aW9uYWwgTXVsdGlwbHkgRmFjdG9yIChLKQ=="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2FjdHVhbF9kaXZpZGVfZmFjdG9yMQ==::Ng==::QWN0dWFsIERpdmlkZSBGYWN0b3I="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2FjdHVhbF9vdXRwdXRfY2xvY2tfZnJlcXVlbmN5MQ==::MCBNSHo=::QWN0dWFsIEZyZXF1ZW5jeQ=="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX3BzX3VuaXRzMQ==::ZGVncmVlcw==::UGhhc2UgU2hpZnQgdW5pdHM="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX3BoYXNlX3NoaWZ0MQ==::LTI1NTA=::UGhhc2UgU2hpZnQ="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX3BoYXNlX3NoaWZ0X2RlZzE=::LTQ2LjA=::UGhhc2UgU2hpZnQ="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2FjdHVhbF9waGFzZV9zaGlmdDE=::MA==::QWN0dWFsIFBoYXNlIFNoaWZ0"
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2R1dHlfY3ljbGUx::NTA=::RHV0eSBDeWNsZQ=="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2Nhc2NhZGVfY291bnRlcjI=::ZmFsc2U=::TWFrZSB0aGlzIGEgY2FzY2FkZSBjb3VudGVy"
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX291dHB1dF9jbG9ja19mcmVxdWVuY3ky::MTAwLjA=::RGVzaXJlZCBGcmVxdWVuY3k="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2RpdmlkZV9mYWN0b3JfYzI=::MQ==::RGl2aWRlIEZhY3RvciAoQy1Db3VudGVyKQ=="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2FjdHVhbF9tdWx0aXBseV9mYWN0b3Iy::MQ==::QWN0dWFsIE11bHRpcGx5IEZhY3Rvcg=="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2FjdHVhbF9mcmFjX211bHRpcGx5X2ZhY3RvcjI=::MQ==::QWN0dWFsIEZyYWN0aW9uYWwgTXVsdGlwbHkgRmFjdG9yIChLKQ=="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2FjdHVhbF9kaXZpZGVfZmFjdG9yMg==::MQ==::QWN0dWFsIERpdmlkZSBGYWN0b3I="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2FjdHVhbF9vdXRwdXRfY2xvY2tfZnJlcXVlbmN5Mg==::MCBNSHo=::QWN0dWFsIEZyZXF1ZW5jeQ=="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX3BzX3VuaXRzMg==::cHM=::UGhhc2UgU2hpZnQgdW5pdHM="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX3BoYXNlX3NoaWZ0Mg==::MA==::UGhhc2UgU2hpZnQ="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX3BoYXNlX3NoaWZ0X2RlZzI=::MC4w::UGhhc2UgU2hpZnQ="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2FjdHVhbF9waGFzZV9zaGlmdDI=::MA==::QWN0dWFsIFBoYXNlIFNoaWZ0"
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2R1dHlfY3ljbGUy::NTA=::RHV0eSBDeWNsZQ=="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2Nhc2NhZGVfY291bnRlcjM=::ZmFsc2U=::TWFrZSB0aGlzIGEgY2FzY2FkZSBjb3VudGVy"
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX291dHB1dF9jbG9ja19mcmVxdWVuY3kz::MTAwLjA=::RGVzaXJlZCBGcmVxdWVuY3k="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2RpdmlkZV9mYWN0b3JfYzM=::MQ==::RGl2aWRlIEZhY3RvciAoQy1Db3VudGVyKQ=="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2FjdHVhbF9tdWx0aXBseV9mYWN0b3Iz::MQ==::QWN0dWFsIE11bHRpcGx5IEZhY3Rvcg=="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2FjdHVhbF9mcmFjX211bHRpcGx5X2ZhY3RvcjM=::MQ==::QWN0dWFsIEZyYWN0aW9uYWwgTXVsdGlwbHkgRmFjdG9yIChLKQ=="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2FjdHVhbF9kaXZpZGVfZmFjdG9yMw==::MQ==::QWN0dWFsIERpdmlkZSBGYWN0b3I="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2FjdHVhbF9vdXRwdXRfY2xvY2tfZnJlcXVlbmN5Mw==::MCBNSHo=::QWN0dWFsIEZyZXF1ZW5jeQ=="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX3BzX3VuaXRzMw==::cHM=::UGhhc2UgU2hpZnQgdW5pdHM="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX3BoYXNlX3NoaWZ0Mw==::MA==::UGhhc2UgU2hpZnQ="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX3BoYXNlX3NoaWZ0X2RlZzM=::MC4w::UGhhc2UgU2hpZnQ="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2FjdHVhbF9waGFzZV9zaGlmdDM=::MA==::QWN0dWFsIFBoYXNlIFNoaWZ0"
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2R1dHlfY3ljbGUz::NTA=::RHV0eSBDeWNsZQ=="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2Nhc2NhZGVfY291bnRlcjQ=::ZmFsc2U=::TWFrZSB0aGlzIGEgY2FzY2FkZSBjb3VudGVy"
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX291dHB1dF9jbG9ja19mcmVxdWVuY3k0::MTAwLjA=::RGVzaXJlZCBGcmVxdWVuY3k="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2RpdmlkZV9mYWN0b3JfYzQ=::MQ==::RGl2aWRlIEZhY3RvciAoQy1Db3VudGVyKQ=="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2FjdHVhbF9tdWx0aXBseV9mYWN0b3I0::MQ==::QWN0dWFsIE11bHRpcGx5IEZhY3Rvcg=="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2FjdHVhbF9mcmFjX211bHRpcGx5X2ZhY3RvcjQ=::MQ==::QWN0dWFsIEZyYWN0aW9uYWwgTXVsdGlwbHkgRmFjdG9yIChLKQ=="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2FjdHVhbF9kaXZpZGVfZmFjdG9yNA==::MQ==::QWN0dWFsIERpdmlkZSBGYWN0b3I="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2FjdHVhbF9vdXRwdXRfY2xvY2tfZnJlcXVlbmN5NA==::MCBNSHo=::QWN0dWFsIEZyZXF1ZW5jeQ=="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX3BzX3VuaXRzNA==::cHM=::UGhhc2UgU2hpZnQgdW5pdHM="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX3BoYXNlX3NoaWZ0NA==::MA==::UGhhc2UgU2hpZnQ="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX3BoYXNlX3NoaWZ0X2RlZzQ=::MC4w::UGhhc2UgU2hpZnQ="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2FjdHVhbF9waGFzZV9zaGlmdDQ=::MA==::QWN0dWFsIFBoYXNlIFNoaWZ0"
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2R1dHlfY3ljbGU0::NTA=::RHV0eSBDeWNsZQ=="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2Nhc2NhZGVfY291bnRlcjU=::ZmFsc2U=::TWFrZSB0aGlzIGEgY2FzY2FkZSBjb3VudGVy"
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX291dHB1dF9jbG9ja19mcmVxdWVuY3k1::MTAwLjA=::RGVzaXJlZCBGcmVxdWVuY3k="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2RpdmlkZV9mYWN0b3JfYzU=::MQ==::RGl2aWRlIEZhY3RvciAoQy1Db3VudGVyKQ=="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2FjdHVhbF9tdWx0aXBseV9mYWN0b3I1::MQ==::QWN0dWFsIE11bHRpcGx5IEZhY3Rvcg=="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2FjdHVhbF9mcmFjX211bHRpcGx5X2ZhY3RvcjU=::MQ==::QWN0dWFsIEZyYWN0aW9uYWwgTXVsdGlwbHkgRmFjdG9yIChLKQ=="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2FjdHVhbF9kaXZpZGVfZmFjdG9yNQ==::MQ==::QWN0dWFsIERpdmlkZSBGYWN0b3I="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2FjdHVhbF9vdXRwdXRfY2xvY2tfZnJlcXVlbmN5NQ==::MCBNSHo=::QWN0dWFsIEZyZXF1ZW5jeQ=="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX3BzX3VuaXRzNQ==::cHM=::UGhhc2UgU2hpZnQgdW5pdHM="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX3BoYXNlX3NoaWZ0NQ==::MA==::UGhhc2UgU2hpZnQ="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX3BoYXNlX3NoaWZ0X2RlZzU=::MC4w::UGhhc2UgU2hpZnQ="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2FjdHVhbF9waGFzZV9zaGlmdDU=::MA==::QWN0dWFsIFBoYXNlIFNoaWZ0"
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2R1dHlfY3ljbGU1::NTA=::RHV0eSBDeWNsZQ=="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2Nhc2NhZGVfY291bnRlcjY=::ZmFsc2U=::TWFrZSB0aGlzIGEgY2FzY2FkZSBjb3VudGVy"
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX291dHB1dF9jbG9ja19mcmVxdWVuY3k2::MTAwLjA=::RGVzaXJlZCBGcmVxdWVuY3k="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2RpdmlkZV9mYWN0b3JfYzY=::MQ==::RGl2aWRlIEZhY3RvciAoQy1Db3VudGVyKQ=="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2FjdHVhbF9tdWx0aXBseV9mYWN0b3I2::MQ==::QWN0dWFsIE11bHRpcGx5IEZhY3Rvcg=="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2FjdHVhbF9mcmFjX211bHRpcGx5X2ZhY3RvcjY=::MQ==::QWN0dWFsIEZyYWN0aW9uYWwgTXVsdGlwbHkgRmFjdG9yIChLKQ=="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2FjdHVhbF9kaXZpZGVfZmFjdG9yNg==::MQ==::QWN0dWFsIERpdmlkZSBGYWN0b3I="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2FjdHVhbF9vdXRwdXRfY2xvY2tfZnJlcXVlbmN5Ng==::MCBNSHo=::QWN0dWFsIEZyZXF1ZW5jeQ=="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX3BzX3VuaXRzNg==::cHM=::UGhhc2UgU2hpZnQgdW5pdHM="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX3BoYXNlX3NoaWZ0Ng==::MA==::UGhhc2UgU2hpZnQ="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX3BoYXNlX3NoaWZ0X2RlZzY=::MC4w::UGhhc2UgU2hpZnQ="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2FjdHVhbF9waGFzZV9zaGlmdDY=::MA==::QWN0dWFsIFBoYXNlIFNoaWZ0"
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2R1dHlfY3ljbGU2::NTA=::RHV0eSBDeWNsZQ=="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2Nhc2NhZGVfY291bnRlcjc=::ZmFsc2U=::TWFrZSB0aGlzIGEgY2FzY2FkZSBjb3VudGVy"
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX291dHB1dF9jbG9ja19mcmVxdWVuY3k3::MTAwLjA=::RGVzaXJlZCBGcmVxdWVuY3k="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2RpdmlkZV9mYWN0b3JfYzc=::MQ==::RGl2aWRlIEZhY3RvciAoQy1Db3VudGVyKQ=="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2FjdHVhbF9tdWx0aXBseV9mYWN0b3I3::MQ==::QWN0dWFsIE11bHRpcGx5IEZhY3Rvcg=="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2FjdHVhbF9mcmFjX211bHRpcGx5X2ZhY3Rvcjc=::MQ==::QWN0dWFsIEZyYWN0aW9uYWwgTXVsdGlwbHkgRmFjdG9yIChLKQ=="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2FjdHVhbF9kaXZpZGVfZmFjdG9yNw==::MQ==::QWN0dWFsIERpdmlkZSBGYWN0b3I="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2FjdHVhbF9vdXRwdXRfY2xvY2tfZnJlcXVlbmN5Nw==::MCBNSHo=::QWN0dWFsIEZyZXF1ZW5jeQ=="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX3BzX3VuaXRzNw==::cHM=::UGhhc2UgU2hpZnQgdW5pdHM="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX3BoYXNlX3NoaWZ0Nw==::MA==::UGhhc2UgU2hpZnQ="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX3BoYXNlX3NoaWZ0X2RlZzc=::MC4w::UGhhc2UgU2hpZnQ="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2FjdHVhbF9waGFzZV9zaGlmdDc=::MA==::QWN0dWFsIFBoYXNlIFNoaWZ0"
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2R1dHlfY3ljbGU3::NTA=::RHV0eSBDeWNsZQ=="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2Nhc2NhZGVfY291bnRlcjg=::ZmFsc2U=::TWFrZSB0aGlzIGEgY2FzY2FkZSBjb3VudGVy"
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX291dHB1dF9jbG9ja19mcmVxdWVuY3k4::MTAwLjA=::RGVzaXJlZCBGcmVxdWVuY3k="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2RpdmlkZV9mYWN0b3JfYzg=::MQ==::RGl2aWRlIEZhY3RvciAoQy1Db3VudGVyKQ=="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2FjdHVhbF9tdWx0aXBseV9mYWN0b3I4::MQ==::QWN0dWFsIE11bHRpcGx5IEZhY3Rvcg=="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2FjdHVhbF9mcmFjX211bHRpcGx5X2ZhY3Rvcjg=::MQ==::QWN0dWFsIEZyYWN0aW9uYWwgTXVsdGlwbHkgRmFjdG9yIChLKQ=="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2FjdHVhbF9kaXZpZGVfZmFjdG9yOA==::MQ==::QWN0dWFsIERpdmlkZSBGYWN0b3I="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2FjdHVhbF9vdXRwdXRfY2xvY2tfZnJlcXVlbmN5OA==::MCBNSHo=::QWN0dWFsIEZyZXF1ZW5jeQ=="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX3BzX3VuaXRzOA==::cHM=::UGhhc2UgU2hpZnQgdW5pdHM="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX3BoYXNlX3NoaWZ0OA==::MA==::UGhhc2UgU2hpZnQ="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX3BoYXNlX3NoaWZ0X2RlZzg=::MC4w::UGhhc2UgU2hpZnQ="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2FjdHVhbF9waGFzZV9zaGlmdDg=::MA==::QWN0dWFsIFBoYXNlIFNoaWZ0"
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2R1dHlfY3ljbGU4::NTA=::RHV0eSBDeWNsZQ=="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2Nhc2NhZGVfY291bnRlcjk=::ZmFsc2U=::TWFrZSB0aGlzIGEgY2FzY2FkZSBjb3VudGVy"
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX291dHB1dF9jbG9ja19mcmVxdWVuY3k5::MTAwLjA=::RGVzaXJlZCBGcmVxdWVuY3k="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2RpdmlkZV9mYWN0b3JfYzk=::MQ==::RGl2aWRlIEZhY3RvciAoQy1Db3VudGVyKQ=="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2FjdHVhbF9tdWx0aXBseV9mYWN0b3I5::MQ==::QWN0dWFsIE11bHRpcGx5IEZhY3Rvcg=="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2FjdHVhbF9mcmFjX211bHRpcGx5X2ZhY3Rvcjk=::MQ==::QWN0dWFsIEZyYWN0aW9uYWwgTXVsdGlwbHkgRmFjdG9yIChLKQ=="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2FjdHVhbF9kaXZpZGVfZmFjdG9yOQ==::MQ==::QWN0dWFsIERpdmlkZSBGYWN0b3I="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2FjdHVhbF9vdXRwdXRfY2xvY2tfZnJlcXVlbmN5OQ==::MCBNSHo=::QWN0dWFsIEZyZXF1ZW5jeQ=="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX3BzX3VuaXRzOQ==::cHM=::UGhhc2UgU2hpZnQgdW5pdHM="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX3BoYXNlX3NoaWZ0OQ==::MA==::UGhhc2UgU2hpZnQ="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX3BoYXNlX3NoaWZ0X2RlZzk=::MC4w::UGhhc2UgU2hpZnQ="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2FjdHVhbF9waGFzZV9zaGlmdDk=::MA==::QWN0dWFsIFBoYXNlIFNoaWZ0"
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2R1dHlfY3ljbGU5::NTA=::RHV0eSBDeWNsZQ=="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2Nhc2NhZGVfY291bnRlcjEw::ZmFsc2U=::TWFrZSB0aGlzIGEgY2FzY2FkZSBjb3VudGVy"
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX291dHB1dF9jbG9ja19mcmVxdWVuY3kxMA==::MTAwLjA=::RGVzaXJlZCBGcmVxdWVuY3k="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2RpdmlkZV9mYWN0b3JfYzEw::MQ==::RGl2aWRlIEZhY3RvciAoQy1Db3VudGVyKQ=="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2FjdHVhbF9tdWx0aXBseV9mYWN0b3IxMA==::MQ==::QWN0dWFsIE11bHRpcGx5IEZhY3Rvcg=="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2FjdHVhbF9mcmFjX211bHRpcGx5X2ZhY3RvcjEw::MQ==::QWN0dWFsIEZyYWN0aW9uYWwgTXVsdGlwbHkgRmFjdG9yIChLKQ=="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2FjdHVhbF9kaXZpZGVfZmFjdG9yMTA=::MQ==::QWN0dWFsIERpdmlkZSBGYWN0b3I="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2FjdHVhbF9vdXRwdXRfY2xvY2tfZnJlcXVlbmN5MTA=::MCBNSHo=::QWN0dWFsIEZyZXF1ZW5jeQ=="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX3BzX3VuaXRzMTA=::cHM=::UGhhc2UgU2hpZnQgdW5pdHM="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX3BoYXNlX3NoaWZ0MTA=::MA==::UGhhc2UgU2hpZnQ="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX3BoYXNlX3NoaWZ0X2RlZzEw::MC4w::UGhhc2UgU2hpZnQ="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2FjdHVhbF9waGFzZV9zaGlmdDEw::MA==::QWN0dWFsIFBoYXNlIFNoaWZ0"
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2R1dHlfY3ljbGUxMA==::NTA=::RHV0eSBDeWNsZQ=="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2Nhc2NhZGVfY291bnRlcjEx::ZmFsc2U=::TWFrZSB0aGlzIGEgY2FzY2FkZSBjb3VudGVy"
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX291dHB1dF9jbG9ja19mcmVxdWVuY3kxMQ==::MTAwLjA=::RGVzaXJlZCBGcmVxdWVuY3k="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2RpdmlkZV9mYWN0b3JfYzEx::MQ==::RGl2aWRlIEZhY3RvciAoQy1Db3VudGVyKQ=="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2FjdHVhbF9tdWx0aXBseV9mYWN0b3IxMQ==::MQ==::QWN0dWFsIE11bHRpcGx5IEZhY3Rvcg=="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2FjdHVhbF9mcmFjX211bHRpcGx5X2ZhY3RvcjEx::MQ==::QWN0dWFsIEZyYWN0aW9uYWwgTXVsdGlwbHkgRmFjdG9yIChLKQ=="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2FjdHVhbF9kaXZpZGVfZmFjdG9yMTE=::MQ==::QWN0dWFsIERpdmlkZSBGYWN0b3I="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2FjdHVhbF9vdXRwdXRfY2xvY2tfZnJlcXVlbmN5MTE=::MCBNSHo=::QWN0dWFsIEZyZXF1ZW5jeQ=="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX3BzX3VuaXRzMTE=::cHM=::UGhhc2UgU2hpZnQgdW5pdHM="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX3BoYXNlX3NoaWZ0MTE=::MA==::UGhhc2UgU2hpZnQ="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX3BoYXNlX3NoaWZ0X2RlZzEx::MC4w::UGhhc2UgU2hpZnQ="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2FjdHVhbF9waGFzZV9zaGlmdDEx::MA==::QWN0dWFsIFBoYXNlIFNoaWZ0"
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2R1dHlfY3ljbGUxMQ==::NTA=::RHV0eSBDeWNsZQ=="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2Nhc2NhZGVfY291bnRlcjEy::ZmFsc2U=::TWFrZSB0aGlzIGEgY2FzY2FkZSBjb3VudGVy"
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX291dHB1dF9jbG9ja19mcmVxdWVuY3kxMg==::MTAwLjA=::RGVzaXJlZCBGcmVxdWVuY3k="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2RpdmlkZV9mYWN0b3JfYzEy::MQ==::RGl2aWRlIEZhY3RvciAoQy1Db3VudGVyKQ=="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2FjdHVhbF9tdWx0aXBseV9mYWN0b3IxMg==::MQ==::QWN0dWFsIE11bHRpcGx5IEZhY3Rvcg=="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2FjdHVhbF9mcmFjX211bHRpcGx5X2ZhY3RvcjEy::MQ==::QWN0dWFsIEZyYWN0aW9uYWwgTXVsdGlwbHkgRmFjdG9yIChLKQ=="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2FjdHVhbF9kaXZpZGVfZmFjdG9yMTI=::MQ==::QWN0dWFsIERpdmlkZSBGYWN0b3I="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2FjdHVhbF9vdXRwdXRfY2xvY2tfZnJlcXVlbmN5MTI=::MCBNSHo=::QWN0dWFsIEZyZXF1ZW5jeQ=="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX3BzX3VuaXRzMTI=::cHM=::UGhhc2UgU2hpZnQgdW5pdHM="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX3BoYXNlX3NoaWZ0MTI=::MA==::UGhhc2UgU2hpZnQ="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX3BoYXNlX3NoaWZ0X2RlZzEy::MC4w::UGhhc2UgU2hpZnQ="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2FjdHVhbF9waGFzZV9zaGlmdDEy::MA==::QWN0dWFsIFBoYXNlIFNoaWZ0"
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2R1dHlfY3ljbGUxMg==::NTA=::RHV0eSBDeWNsZQ=="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2Nhc2NhZGVfY291bnRlcjEz::ZmFsc2U=::TWFrZSB0aGlzIGEgY2FzY2FkZSBjb3VudGVy"
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX291dHB1dF9jbG9ja19mcmVxdWVuY3kxMw==::MTAwLjA=::RGVzaXJlZCBGcmVxdWVuY3k="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2RpdmlkZV9mYWN0b3JfYzEz::MQ==::RGl2aWRlIEZhY3RvciAoQy1Db3VudGVyKQ=="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2FjdHVhbF9tdWx0aXBseV9mYWN0b3IxMw==::MQ==::QWN0dWFsIE11bHRpcGx5IEZhY3Rvcg=="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2FjdHVhbF9mcmFjX211bHRpcGx5X2ZhY3RvcjEz::MQ==::QWN0dWFsIEZyYWN0aW9uYWwgTXVsdGlwbHkgRmFjdG9yIChLKQ=="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2FjdHVhbF9kaXZpZGVfZmFjdG9yMTM=::MQ==::QWN0dWFsIERpdmlkZSBGYWN0b3I="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2FjdHVhbF9vdXRwdXRfY2xvY2tfZnJlcXVlbmN5MTM=::MCBNSHo=::QWN0dWFsIEZyZXF1ZW5jeQ=="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX3BzX3VuaXRzMTM=::cHM=::UGhhc2UgU2hpZnQgdW5pdHM="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX3BoYXNlX3NoaWZ0MTM=::MA==::UGhhc2UgU2hpZnQ="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX3BoYXNlX3NoaWZ0X2RlZzEz::MC4w::UGhhc2UgU2hpZnQ="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2FjdHVhbF9waGFzZV9zaGlmdDEz::MA==::QWN0dWFsIFBoYXNlIFNoaWZ0"
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2R1dHlfY3ljbGUxMw==::NTA=::RHV0eSBDeWNsZQ=="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2Nhc2NhZGVfY291bnRlcjE0::ZmFsc2U=::TWFrZSB0aGlzIGEgY2FzY2FkZSBjb3VudGVy"
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX291dHB1dF9jbG9ja19mcmVxdWVuY3kxNA==::MTAwLjA=::RGVzaXJlZCBGcmVxdWVuY3k="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2RpdmlkZV9mYWN0b3JfYzE0::MQ==::RGl2aWRlIEZhY3RvciAoQy1Db3VudGVyKQ=="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2FjdHVhbF9tdWx0aXBseV9mYWN0b3IxNA==::MQ==::QWN0dWFsIE11bHRpcGx5IEZhY3Rvcg=="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2FjdHVhbF9mcmFjX211bHRpcGx5X2ZhY3RvcjE0::MQ==::QWN0dWFsIEZyYWN0aW9uYWwgTXVsdGlwbHkgRmFjdG9yIChLKQ=="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2FjdHVhbF9kaXZpZGVfZmFjdG9yMTQ=::MQ==::QWN0dWFsIERpdmlkZSBGYWN0b3I="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2FjdHVhbF9vdXRwdXRfY2xvY2tfZnJlcXVlbmN5MTQ=::MCBNSHo=::QWN0dWFsIEZyZXF1ZW5jeQ=="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX3BzX3VuaXRzMTQ=::cHM=::UGhhc2UgU2hpZnQgdW5pdHM="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX3BoYXNlX3NoaWZ0MTQ=::MA==::UGhhc2UgU2hpZnQ="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX3BoYXNlX3NoaWZ0X2RlZzE0::MC4w::UGhhc2UgU2hpZnQ="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2FjdHVhbF9waGFzZV9zaGlmdDE0::MA==::QWN0dWFsIFBoYXNlIFNoaWZ0"
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2R1dHlfY3ljbGUxNA==::NTA=::RHV0eSBDeWNsZQ=="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2Nhc2NhZGVfY291bnRlcjE1::ZmFsc2U=::TWFrZSB0aGlzIGEgY2FzY2FkZSBjb3VudGVy"
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX291dHB1dF9jbG9ja19mcmVxdWVuY3kxNQ==::MTAwLjA=::RGVzaXJlZCBGcmVxdWVuY3k="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2RpdmlkZV9mYWN0b3JfYzE1::MQ==::RGl2aWRlIEZhY3RvciAoQy1Db3VudGVyKQ=="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2FjdHVhbF9tdWx0aXBseV9mYWN0b3IxNQ==::MQ==::QWN0dWFsIE11bHRpcGx5IEZhY3Rvcg=="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2FjdHVhbF9mcmFjX211bHRpcGx5X2ZhY3RvcjE1::MQ==::QWN0dWFsIEZyYWN0aW9uYWwgTXVsdGlwbHkgRmFjdG9yIChLKQ=="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2FjdHVhbF9kaXZpZGVfZmFjdG9yMTU=::MQ==::QWN0dWFsIERpdmlkZSBGYWN0b3I="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2FjdHVhbF9vdXRwdXRfY2xvY2tfZnJlcXVlbmN5MTU=::MCBNSHo=::QWN0dWFsIEZyZXF1ZW5jeQ=="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX3BzX3VuaXRzMTU=::cHM=::UGhhc2UgU2hpZnQgdW5pdHM="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX3BoYXNlX3NoaWZ0MTU=::MA==::UGhhc2UgU2hpZnQ="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX3BoYXNlX3NoaWZ0X2RlZzE1::MC4w::UGhhc2UgU2hpZnQ="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2FjdHVhbF9waGFzZV9zaGlmdDE1::MA==::QWN0dWFsIFBoYXNlIFNoaWZ0"
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2R1dHlfY3ljbGUxNQ==::NTA=::RHV0eSBDeWNsZQ=="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2Nhc2NhZGVfY291bnRlcjE2::ZmFsc2U=::TWFrZSB0aGlzIGEgY2FzY2FkZSBjb3VudGVy"
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX291dHB1dF9jbG9ja19mcmVxdWVuY3kxNg==::MTAwLjA=::RGVzaXJlZCBGcmVxdWVuY3k="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2RpdmlkZV9mYWN0b3JfYzE2::MQ==::RGl2aWRlIEZhY3RvciAoQy1Db3VudGVyKQ=="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2FjdHVhbF9tdWx0aXBseV9mYWN0b3IxNg==::MQ==::QWN0dWFsIE11bHRpcGx5IEZhY3Rvcg=="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2FjdHVhbF9mcmFjX211bHRpcGx5X2ZhY3RvcjE2::MQ==::QWN0dWFsIEZyYWN0aW9uYWwgTXVsdGlwbHkgRmFjdG9yIChLKQ=="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2FjdHVhbF9kaXZpZGVfZmFjdG9yMTY=::MQ==::QWN0dWFsIERpdmlkZSBGYWN0b3I="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2FjdHVhbF9vdXRwdXRfY2xvY2tfZnJlcXVlbmN5MTY=::MCBNSHo=::QWN0dWFsIEZyZXF1ZW5jeQ=="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX3BzX3VuaXRzMTY=::cHM=::UGhhc2UgU2hpZnQgdW5pdHM="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX3BoYXNlX3NoaWZ0MTY=::MA==::UGhhc2UgU2hpZnQ="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX3BoYXNlX3NoaWZ0X2RlZzE2::MC4w::UGhhc2UgU2hpZnQ="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2FjdHVhbF9waGFzZV9zaGlmdDE2::MA==::QWN0dWFsIFBoYXNlIFNoaWZ0"
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2R1dHlfY3ljbGUxNg==::NTA=::RHV0eSBDeWNsZQ=="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2Nhc2NhZGVfY291bnRlcjE3::ZmFsc2U=::TWFrZSB0aGlzIGEgY2FzY2FkZSBjb3VudGVy"
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX291dHB1dF9jbG9ja19mcmVxdWVuY3kxNw==::MTAwLjA=::RGVzaXJlZCBGcmVxdWVuY3k="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2RpdmlkZV9mYWN0b3JfYzE3::MQ==::RGl2aWRlIEZhY3RvciAoQy1Db3VudGVyKQ=="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2FjdHVhbF9tdWx0aXBseV9mYWN0b3IxNw==::MQ==::QWN0dWFsIE11bHRpcGx5IEZhY3Rvcg=="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2FjdHVhbF9mcmFjX211bHRpcGx5X2ZhY3RvcjE3::MQ==::QWN0dWFsIEZyYWN0aW9uYWwgTXVsdGlwbHkgRmFjdG9yIChLKQ=="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2FjdHVhbF9kaXZpZGVfZmFjdG9yMTc=::MQ==::QWN0dWFsIERpdmlkZSBGYWN0b3I="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2FjdHVhbF9vdXRwdXRfY2xvY2tfZnJlcXVlbmN5MTc=::MCBNSHo=::QWN0dWFsIEZyZXF1ZW5jeQ=="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX3BzX3VuaXRzMTc=::cHM=::UGhhc2UgU2hpZnQgdW5pdHM="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX3BoYXNlX3NoaWZ0MTc=::MA==::UGhhc2UgU2hpZnQ="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX3BoYXNlX3NoaWZ0X2RlZzE3::MC4w::UGhhc2UgU2hpZnQ="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2FjdHVhbF9waGFzZV9zaGlmdDE3::MA==::QWN0dWFsIFBoYXNlIFNoaWZ0"
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2R1dHlfY3ljbGUxNw==::NTA=::RHV0eSBDeWNsZQ=="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "b3V0cHV0X2Nsb2NrX2ZyZXF1ZW5jeTA=::NTAuMDAwMDAwIE1Ieg==::b3V0cHV0X2Nsb2NrX2ZyZXF1ZW5jeTA="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "cGhhc2Vfc2hpZnQw::MCBwcw==::cGhhc2Vfc2hpZnQw"
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "ZHV0eV9jeWNsZTA=::NTA=::ZHV0eV9jeWNsZTA="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "b3V0cHV0X2Nsb2NrX2ZyZXF1ZW5jeTE=::NTAuMDAwMDAwIE1Ieg==::b3V0cHV0X2Nsb2NrX2ZyZXF1ZW5jeTE="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "cGhhc2Vfc2hpZnQx::MTc1MDAgcHM=::cGhhc2Vfc2hpZnQx"
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "ZHV0eV9jeWNsZTE=::NTA=::ZHV0eV9jeWNsZTE="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "b3V0cHV0X2Nsb2NrX2ZyZXF1ZW5jeTI=::MCBNSHo=::b3V0cHV0X2Nsb2NrX2ZyZXF1ZW5jeTI="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "cGhhc2Vfc2hpZnQy::MCBwcw==::cGhhc2Vfc2hpZnQy"
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "ZHV0eV9jeWNsZTI=::NTA=::ZHV0eV9jeWNsZTI="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "b3V0cHV0X2Nsb2NrX2ZyZXF1ZW5jeTM=::MCBNSHo=::b3V0cHV0X2Nsb2NrX2ZyZXF1ZW5jeTM="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "cGhhc2Vfc2hpZnQz::MCBwcw==::cGhhc2Vfc2hpZnQz"
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "ZHV0eV9jeWNsZTM=::NTA=::ZHV0eV9jeWNsZTM="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "b3V0cHV0X2Nsb2NrX2ZyZXF1ZW5jeTQ=::MCBNSHo=::b3V0cHV0X2Nsb2NrX2ZyZXF1ZW5jeTQ="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "cGhhc2Vfc2hpZnQ0::MCBwcw==::cGhhc2Vfc2hpZnQ0"
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "ZHV0eV9jeWNsZTQ=::NTA=::ZHV0eV9jeWNsZTQ="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "b3V0cHV0X2Nsb2NrX2ZyZXF1ZW5jeTU=::MCBNSHo=::b3V0cHV0X2Nsb2NrX2ZyZXF1ZW5jeTU="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "cGhhc2Vfc2hpZnQ1::MCBwcw==::cGhhc2Vfc2hpZnQ1"
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "ZHV0eV9jeWNsZTU=::NTA=::ZHV0eV9jeWNsZTU="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "b3V0cHV0X2Nsb2NrX2ZyZXF1ZW5jeTY=::MCBNSHo=::b3V0cHV0X2Nsb2NrX2ZyZXF1ZW5jeTY="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "cGhhc2Vfc2hpZnQ2::MCBwcw==::cGhhc2Vfc2hpZnQ2"
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "ZHV0eV9jeWNsZTY=::NTA=::ZHV0eV9jeWNsZTY="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "b3V0cHV0X2Nsb2NrX2ZyZXF1ZW5jeTc=::MCBNSHo=::b3V0cHV0X2Nsb2NrX2ZyZXF1ZW5jeTc="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "cGhhc2Vfc2hpZnQ3::MCBwcw==::cGhhc2Vfc2hpZnQ3"
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "ZHV0eV9jeWNsZTc=::NTA=::ZHV0eV9jeWNsZTc="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "b3V0cHV0X2Nsb2NrX2ZyZXF1ZW5jeTg=::MCBNSHo=::b3V0cHV0X2Nsb2NrX2ZyZXF1ZW5jeTg="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "cGhhc2Vfc2hpZnQ4::MCBwcw==::cGhhc2Vfc2hpZnQ4"
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "ZHV0eV9jeWNsZTg=::NTA=::ZHV0eV9jeWNsZTg="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "b3V0cHV0X2Nsb2NrX2ZyZXF1ZW5jeTk=::MCBNSHo=::b3V0cHV0X2Nsb2NrX2ZyZXF1ZW5jeTk="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "cGhhc2Vfc2hpZnQ5::MCBwcw==::cGhhc2Vfc2hpZnQ5"
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "ZHV0eV9jeWNsZTk=::NTA=::ZHV0eV9jeWNsZTk="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "b3V0cHV0X2Nsb2NrX2ZyZXF1ZW5jeTEw::MCBNSHo=::b3V0cHV0X2Nsb2NrX2ZyZXF1ZW5jeTEw"
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "cGhhc2Vfc2hpZnQxMA==::MCBwcw==::cGhhc2Vfc2hpZnQxMA=="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "ZHV0eV9jeWNsZTEw::NTA=::ZHV0eV9jeWNsZTEw"
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "b3V0cHV0X2Nsb2NrX2ZyZXF1ZW5jeTEx::MCBNSHo=::b3V0cHV0X2Nsb2NrX2ZyZXF1ZW5jeTEx"
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "cGhhc2Vfc2hpZnQxMQ==::MCBwcw==::cGhhc2Vfc2hpZnQxMQ=="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "ZHV0eV9jeWNsZTEx::NTA=::ZHV0eV9jeWNsZTEx"
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "b3V0cHV0X2Nsb2NrX2ZyZXF1ZW5jeTEy::MCBNSHo=::b3V0cHV0X2Nsb2NrX2ZyZXF1ZW5jeTEy"
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "cGhhc2Vfc2hpZnQxMg==::MCBwcw==::cGhhc2Vfc2hpZnQxMg=="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "ZHV0eV9jeWNsZTEy::NTA=::ZHV0eV9jeWNsZTEy"
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "b3V0cHV0X2Nsb2NrX2ZyZXF1ZW5jeTEz::MCBNSHo=::b3V0cHV0X2Nsb2NrX2ZyZXF1ZW5jeTEz"
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "cGhhc2Vfc2hpZnQxMw==::MCBwcw==::cGhhc2Vfc2hpZnQxMw=="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "ZHV0eV9jeWNsZTEz::NTA=::ZHV0eV9jeWNsZTEz"
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "b3V0cHV0X2Nsb2NrX2ZyZXF1ZW5jeTE0::MCBNSHo=::b3V0cHV0X2Nsb2NrX2ZyZXF1ZW5jeTE0"
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "cGhhc2Vfc2hpZnQxNA==::MCBwcw==::cGhhc2Vfc2hpZnQxNA=="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "ZHV0eV9jeWNsZTE0::NTA=::ZHV0eV9jeWNsZTE0"
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "b3V0cHV0X2Nsb2NrX2ZyZXF1ZW5jeTE1::MCBNSHo=::b3V0cHV0X2Nsb2NrX2ZyZXF1ZW5jeTE1"
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "cGhhc2Vfc2hpZnQxNQ==::MCBwcw==::cGhhc2Vfc2hpZnQxNQ=="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "ZHV0eV9jeWNsZTE1::NTA=::ZHV0eV9jeWNsZTE1"
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "b3V0cHV0X2Nsb2NrX2ZyZXF1ZW5jeTE2::MCBNSHo=::b3V0cHV0X2Nsb2NrX2ZyZXF1ZW5jeTE2"
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "cGhhc2Vfc2hpZnQxNg==::MCBwcw==::cGhhc2Vfc2hpZnQxNg=="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "ZHV0eV9jeWNsZTE2::NTA=::ZHV0eV9jeWNsZTE2"
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "b3V0cHV0X2Nsb2NrX2ZyZXF1ZW5jeTE3::MCBNSHo=::b3V0cHV0X2Nsb2NrX2ZyZXF1ZW5jeTE3"
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "cGhhc2Vfc2hpZnQxNw==::MCBwcw==::cGhhc2Vfc2hpZnQxNw=="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "ZHV0eV9jeWNsZTE3::NTA=::ZHV0eV9jeWNsZTE3"
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX3BsbF9hdXRvX3Jlc2V0::T2Zm::UExMIEF1dG8gUmVzZXQ="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX3BsbF9iYW5kd2lkdGhfcHJlc2V0::QXV0bw==::UExMIEJhbmR3aWR0aCBQcmVzZXQ="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2VuX3JlY29uZg==::ZmFsc2U=::RW5hYmxlIGR5bmFtaWMgcmVjb25maWd1cmF0aW9uIG9mIFBMTA=="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2VuX2Rwc19wb3J0cw==::ZmFsc2U=::RW5hYmxlIGFjY2VzcyB0byBkeW5hbWljIHBoYXNlIHNoaWZ0IHBvcnRz"
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2VuX3Bob3V0X3BvcnRz::ZmFsc2U=::RW5hYmxlIGFjY2VzcyB0byBQTEwgRFBBIG91dHB1dCBwb3J0"
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "cGxsX3R5cGU=::R2VuZXJhbA==::UExMIFRZUEU="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "cGxsX3N1YnR5cGU=::R2VuZXJhbA==::UExMIFNVQlRZUEU="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX3BhcmFtZXRlcl9saXN0::TS1Db3VudGVyIEhpIERpdmlkZSxNLUNvdW50ZXIgTG93IERpdmlkZSxOLUNvdW50ZXIgSGkgRGl2aWRlLE4tQ291bnRlciBMb3cgRGl2aWRlLE0tQ291bnRlciBCeXBhc3MgRW5hYmxlLE4tQ291bnRlciBCeXBhc3MgRW5hYmxlLE0tQ291bnRlciBPZGQgRGl2aWRlIEVuYWJsZSxOLUNvdW50ZXIgT2RkIERpdmlkZSBFbmFibGUsQy1Db3VudGVyLTAgSGkgRGl2aWRlLEMtQ291bnRlci0wIExvdyBEaXZpZGUsQy1Db3VudGVyLTAgQ29hcnNlIFBoYXNlIFNoaWZ0LEMtQ291bnRlci0wIFZDTyBQaGFzZSBUYXAsQy1Db3VudGVyLTAgSW5wdXQgU291cmNlLEMtQ291bnRlci0wIEJ5cGFzcyBFbmFibGUsQy1Db3VudGVyLTAgT2RkIERpdmlkZSBFbmFibGUsQy1Db3VudGVyLTEgSGkgRGl2aWRlLEMtQ291bnRlci0xIExvdyBEaXZpZGUsQy1Db3VudGVyLTEgQ29hcnNlIFBoYXNlIFNoaWZ0LEMtQ291bnRlci0xIFZDTyBQaGFzZSBUYXAsQy1Db3VudGVyLTEgSW5wdXQgU291cmNlLEMtQ291bnRlci0xIEJ5cGFzcyBFbmFibGUsQy1Db3VudGVyLTEgT2RkIERpdmlkZSBFbmFibGUsVkNPIFBvc3QgRGl2aWRlIENvdW50ZXIgRW5hYmxlLENoYXJnZSBQdW1wIGN1cnJlbnQgKHVBKSxMb29wIEZpbHRlciBCYW5kd2lkdGggUmVzaXN0b3IgKE9obXMpICxQTEwgT3V0cHV0IFZDTyBGcmVxdWVuY3ksSy1GcmFjdGlvbmFsIERpdmlzaW9uIFZhbHVlIChEU00pLEZlZWRiYWNrIENsb2NrIFR5cGUsRmVlZGJhY2sgQ2xvY2sgTVVYIDEsRmVlZGJhY2sgQ2xvY2sgTVVYIDIsTSBDb3VudGVyIFNvdXJjZSBNVVgsUExMIEF1dG8gUmVzZXQ=::UGFyYW1ldGVyIE5hbWVz"
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX3BhcmFtZXRlcl92YWx1ZXM=::MywzLDI1NiwyNTYsZmFsc2UsdHJ1ZSxmYWxzZSxmYWxzZSwzLDMsMSwwLHBoX211eF9jbGssZmFsc2UsZmFsc2UsMywzLDYsMixwaF9tdXhfY2xrLGZhbHNlLGZhbHNlLDIsMzAsMjAwMCwzMDAuMCBNSHosMSxub25lLGdsYixtX2NudCxwaF9tdXhfY2xrLGZhbHNl::UGFyYW1ldGVyIFZhbHVlcw=="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX21pZl9nZW5lcmF0ZQ==::ZmFsc2U=::R2VuZXJhdGUgTUlGIGZpbGU="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2VuYWJsZV9taWZfZHBz::ZmFsc2U=::RW5hYmxlIER5bmFtaWMgUGhhc2UgU2hpZnQgZm9yIE1JRiBzdHJlYW1pbmc="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2Rwc19jbnRy::QzA=::RFBTIENvdW50ZXIgU2VsZWN0aW9u"
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2Rwc19udW0=::MQ==::TnVtYmVyIG9mIER5bmFtaWMgUGhhc2UgU2hpZnRz"
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2Rwc19kaXI=::UG9zaXRpdmU=::RHluYW1pYyBQaGFzZSBTaGlmdCBEaXJlY3Rpb24="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX3JlZmNsa19zd2l0Y2g=::ZmFsc2U=::Q3JlYXRlIGEgc2Vjb25kIGlucHV0IGNsayAncmVmY2xrMSc="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2VuYWJsZV9jYXNjYWRlX291dA==::ZmFsc2U=::Q3JlYXRlIGEgJ2Nhc2NhZGVfb3V0JyBzaWduYWwgdG8gY29ubmVjdCB3aXRoIGEgZG93bnN0cmVhbSBQTEw="
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_COMPONENT_PARAMETER "Z3VpX2VuYWJsZV9jYXNjYWRlX2lu::ZmFsc2U=::Q3JlYXRlIGFuIGFkanBsbGluIG9yIGNjbGsgc2lnbmFsIHRvIGNvbm5lY3Qgd2l0aCBhbiB1cHN0cmVhbSBQTEw="
|
||||||
|
|
||||||
|
set_global_assignment -library "pll" -name VERILOG_FILE [file join $::quartus(qip_path) "pll.v"]
|
||||||
|
set_global_assignment -library "pll" -name VERILOG_FILE [file join $::quartus(qip_path) "pll/pll_0002.v"]
|
||||||
|
set_global_assignment -library "pll" -name QIP_FILE [file join $::quartus(qip_path) "pll/pll_0002.qip"]
|
||||||
|
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_TOOL_NAME "altera_pll"
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_TOOL_VERSION "21.1"
|
||||||
|
set_global_assignment -entity "pll_0002" -library "pll" -name IP_TOOL_ENV "mwpim"
|
83
system_template_de1_soc/software/hello_world/.cproject
Normal file
83
system_template_de1_soc/software/hello_world/.cproject
Normal file
|
@ -0,0 +1,83 @@
|
||||||
|
<?xml version="1.0" encoding="UTF-8" standalone="no"?>
|
||||||
|
<?fileVersion 4.0.0?><cproject storage_type_id="org.eclipse.cdt.core.XmlProjectDescriptionStorage">
|
||||||
|
<storageModule moduleId="org.eclipse.cdt.core.settings">
|
||||||
|
<buildSystem id="preference.org.eclipse.cdt.managedbuilder.core.configurationDataProvider.1090805403">
|
||||||
|
<storageModule id="preference.org.eclipse.cdt.managedbuilder.core.configurationDataProvider.1090805403" moduleId="org.eclipse.cdt.core.settings"/>
|
||||||
|
</buildSystem>
|
||||||
|
<cconfiguration id="preference.org.eclipse.cdt.managedbuilder.core.configurationDataProvider.1090805403">
|
||||||
|
<storageModule moduleId="cdtBuildSystem" version="4.0.0">
|
||||||
|
<configuration buildProperties="" description="" id="preference.org.eclipse.cdt.managedbuilder.core.configurationDataProvider.1090805403" name="Nios II" parent="org.eclipse.cdt.build.core.prefbase.cfg">
|
||||||
|
<folderInfo id="preference.org.eclipse.cdt.managedbuilder.core.configurationDataProvider.1090805403." name="/" resourcePath="">
|
||||||
|
<toolChain id="altera.nios2.mingw.gcc4.927098374" name="MinGW Nios II GCC4" superClass="altera.nios2.mingw.gcc4">
|
||||||
|
<targetPlatform id="altera.nios2.mingw.gcc4.2083655872" name="Nios II" superClass="altera.nios2.mingw.gcc4"/>
|
||||||
|
<builder arguments="make" buildPath="${workspace_loc://hello_world}" command="wsl" id="altera.tool.gnu.builder.mingw.904352077" keepEnvironmentInBuildfile="false" managedBuildOn="false" name="Gnu Make Builder" superClass="altera.tool.gnu.builder.mingw"/>
|
||||||
|
<tool id="altera.tool.gnu.c.compiler.mingw.1218442825" name="Nios II GCC C Compiler" superClass="altera.tool.gnu.c.compiler.mingw">
|
||||||
|
<inputType id="cdt.managedbuild.tool.gnu.c.compiler.input.664946532" superClass="cdt.managedbuild.tool.gnu.c.compiler.input"/>
|
||||||
|
</tool>
|
||||||
|
<tool id="altera.tool.gnu.cpp.compiler.mingw.397846629" name="Nios II GCC C++ Compiler" superClass="altera.tool.gnu.cpp.compiler.mingw">
|
||||||
|
<inputType id="cdt.managedbuild.tool.gnu.cpp.compiler.input.1279678389" superClass="cdt.managedbuild.tool.gnu.cpp.compiler.input"/>
|
||||||
|
</tool>
|
||||||
|
<tool id="altera.tool.gnu.archiver.mingw.514644026" name="Nios II GCC Archiver" superClass="altera.tool.gnu.archiver.mingw"/>
|
||||||
|
<tool id="altera.tool.gnu.c.linker.mingw.1007715234" name="Nios II GCC C Linker" superClass="altera.tool.gnu.c.linker.mingw"/>
|
||||||
|
<tool id="altera.tool.gnu.assembler.mingw.446564702" name="Nios II GCC Assembler" superClass="altera.tool.gnu.assembler.mingw">
|
||||||
|
<inputType id="cdt.managedbuild.tool.gnu.assembler.input.1279439413" superClass="cdt.managedbuild.tool.gnu.assembler.input"/>
|
||||||
|
</tool>
|
||||||
|
</toolChain>
|
||||||
|
</folderInfo>
|
||||||
|
</configuration>
|
||||||
|
</storageModule>
|
||||||
|
<storageModule buildSystemId="org.eclipse.cdt.managedbuilder.core.configurationDataProvider" id="preference.org.eclipse.cdt.managedbuilder.core.configurationDataProvider.1090805403" moduleId="org.eclipse.cdt.core.settings" name="Nios II">
|
||||||
|
<externalSettings/>
|
||||||
|
<extensions>
|
||||||
|
<extension id="org.eclipse.cdt.core.GNU_ELF" point="org.eclipse.cdt.core.BinaryParser"/>
|
||||||
|
<extension id="org.eclipse.cdt.core.GASErrorParser" point="org.eclipse.cdt.core.ErrorParser"/>
|
||||||
|
<extension id="org.eclipse.cdt.core.GmakeErrorParser" point="org.eclipse.cdt.core.ErrorParser"/>
|
||||||
|
<extension id="org.eclipse.cdt.core.CWDLocator" point="org.eclipse.cdt.core.ErrorParser"/>
|
||||||
|
<extension id="org.eclipse.cdt.core.GCCErrorParser" point="org.eclipse.cdt.core.ErrorParser"/>
|
||||||
|
</extensions>
|
||||||
|
</storageModule>
|
||||||
|
<storageModule moduleId="org.eclipse.cdt.core.externalSettings"/>
|
||||||
|
</cconfiguration>
|
||||||
|
</storageModule>
|
||||||
|
<storageModule moduleId="cdtBuildSystem" version="4.0.0">
|
||||||
|
<project id="hello_world.null.757765663" name="hello_world"/>
|
||||||
|
</storageModule>
|
||||||
|
<storageModule moduleId="org.eclipse.cdt.core.LanguageSettingsProviders"/>
|
||||||
|
<storageModule moduleId="scannerConfiguration">
|
||||||
|
<autodiscovery enabled="true" problemReportingEnabled="true" selectedProfileId=""/>
|
||||||
|
<scannerConfigBuildInfo instanceId="preference.org.eclipse.cdt.managedbuilder.core.configurationDataProvider.1090805403;preference.org.eclipse.cdt.managedbuilder.core.configurationDataProvider.1090805403.;altera.tool.gnu.cpp.compiler.mingw.397846629;cdt.managedbuild.tool.gnu.cpp.compiler.input.1279678389">
|
||||||
|
<autodiscovery enabled="true" problemReportingEnabled="true" selectedProfileId=""/>
|
||||||
|
</scannerConfigBuildInfo>
|
||||||
|
<scannerConfigBuildInfo instanceId="preference.org.eclipse.cdt.managedbuilder.core.configurationDataProvider.1090805403;preference.org.eclipse.cdt.managedbuilder.core.configurationDataProvider.1090805403.;altera.tool.gnu.c.compiler.mingw.1218442825;cdt.managedbuild.tool.gnu.c.compiler.input.664946532">
|
||||||
|
<autodiscovery enabled="true" problemReportingEnabled="true" selectedProfileId=""/>
|
||||||
|
</scannerConfigBuildInfo>
|
||||||
|
</storageModule>
|
||||||
|
<storageModule moduleId="org.eclipse.cdt.make.core.buildtargets">
|
||||||
|
<buildTargets>
|
||||||
|
<target name="mem_init_install" path="" targetID="org.eclipse.cdt.build.MakeTargetBuilder">
|
||||||
|
<buildCommand>wsl</buildCommand>
|
||||||
|
<buildArguments>make</buildArguments>
|
||||||
|
<buildTarget>mem_init_install</buildTarget>
|
||||||
|
<stopOnError>true</stopOnError>
|
||||||
|
<useDefaultCommand>false</useDefaultCommand>
|
||||||
|
<runAllBuilders>false</runAllBuilders>
|
||||||
|
</target>
|
||||||
|
<target name="mem_init_generate" path="" targetID="org.eclipse.cdt.build.MakeTargetBuilder">
|
||||||
|
<buildCommand>wsl</buildCommand>
|
||||||
|
<buildArguments>make</buildArguments>
|
||||||
|
<buildTarget>mem_init_generate</buildTarget>
|
||||||
|
<stopOnError>true</stopOnError>
|
||||||
|
<useDefaultCommand>false</useDefaultCommand>
|
||||||
|
<runAllBuilders>false</runAllBuilders>
|
||||||
|
</target>
|
||||||
|
<target name="help" path="" targetID="org.eclipse.cdt.build.MakeTargetBuilder">
|
||||||
|
<buildCommand>wsl</buildCommand>
|
||||||
|
<buildArguments>make</buildArguments>
|
||||||
|
<buildTarget>help</buildTarget>
|
||||||
|
<stopOnError>true</stopOnError>
|
||||||
|
<useDefaultCommand>false</useDefaultCommand>
|
||||||
|
<runAllBuilders>false</runAllBuilders>
|
||||||
|
</target>
|
||||||
|
</buildTargets>
|
||||||
|
</storageModule>
|
||||||
|
</cproject>
|
40
system_template_de1_soc/software/hello_world/.project
Normal file
40
system_template_de1_soc/software/hello_world/.project
Normal file
|
@ -0,0 +1,40 @@
|
||||||
|
<?xml version="1.0" encoding="UTF-8"?>
|
||||||
|
<projectDescription>
|
||||||
|
<name>hello_world</name>
|
||||||
|
<comment></comment>
|
||||||
|
<projects>
|
||||||
|
</projects>
|
||||||
|
<buildSpec>
|
||||||
|
<buildCommand>
|
||||||
|
<name>com.altera.sbtgui.project.makefileBuilder</name>
|
||||||
|
<arguments>
|
||||||
|
</arguments>
|
||||||
|
</buildCommand>
|
||||||
|
<buildCommand>
|
||||||
|
<name>com.altera.sbtgui.project.makefileBuilder</name>
|
||||||
|
<arguments>
|
||||||
|
</arguments>
|
||||||
|
</buildCommand>
|
||||||
|
<buildCommand>
|
||||||
|
<name>org.eclipse.cdt.managedbuilder.core.genmakebuilder</name>
|
||||||
|
<triggers>clean,full,incremental,</triggers>
|
||||||
|
<arguments>
|
||||||
|
</arguments>
|
||||||
|
</buildCommand>
|
||||||
|
<buildCommand>
|
||||||
|
<name>org.eclipse.cdt.managedbuilder.core.ScannerConfigBuilder</name>
|
||||||
|
<triggers>full,incremental,</triggers>
|
||||||
|
<arguments>
|
||||||
|
</arguments>
|
||||||
|
</buildCommand>
|
||||||
|
</buildSpec>
|
||||||
|
<natures>
|
||||||
|
<nature>org.eclipse.cdt.core.cnature</nature>
|
||||||
|
<nature>org.eclipse.cdt.managedbuilder.core.managedBuildNature</nature>
|
||||||
|
<nature>org.eclipse.cdt.managedbuilder.core.ScannerConfigNature</nature>
|
||||||
|
<nature>org.eclipse.cdt.core.ccnature</nature>
|
||||||
|
<nature>com.altera.sbtgui.project.SBTGUINature</nature>
|
||||||
|
<nature>com.altera.sbtgui.project.SBTGUIAppNature</nature>
|
||||||
|
<nature>com.altera.sbtgui.project.SBTGUIManagedNature</nature>
|
||||||
|
</natures>
|
||||||
|
</projectDescription>
|
Loading…
Reference in a new issue