supleed2/ELEC60011-DSD-CW
1
0
Fork 0
mirror of https://github.com/supleed2/ELEC60011-DSD-CW.git synced 2024-12-22 13:45:48 +00:00
Code Issues Packages Projects Releases Wiki Activity
Coursework for ELEC60011: Digital System Design - a Quartus project containing a NIOS II soft-core and custom instruction hardware accelerators for the target function
8 commits 1 branch 0 tags 2.1 MiB
Verilog 63.5%
VHDL 18.1%
Tcl 16.9%
C 1.2%
Python 0.3%
Go to file
Aadi Desai 01772ccbb5
Add remaining project files and final report
2022-09-16 12:11:39 +01:00
Python Task 1 & 2 2022-01-30 17:18:39 +00:00
system_template_de1_soc Add remaining project files and final report 2022-09-16 12:11:39 +01:00
.gitignore Add remaining project files and final report 2022-09-16 12:11:39 +01:00
DSD_coursework_DE1-SoC.pdf Initial Commit 2022-01-25 16:48:03 +00:00
README.md Add brief project description 2022-09-16 11:39:12 +01:00
Report_3_Group_7.pdf Add remaining project files and final report 2022-09-16 12:11:39 +01:00

README.md

ELEC60011: Digital System Design - Coursework

The goal for this project was to create a custom instruction and hardware to support the custom instruction, with the effect of hardware accelerating a specific computation, and returning the result to the NIOs II soft-core processor. The custom logic was designed in SystemVerilog and instantiated on the FPGA fabric alongside the NIOS II core and other hardware such as timers and interruprt handlers. The project was completed in Quartus Prime 21.1 Lite and tested with the Altera DE1 board.