Source files and notes of my Final Year Project, as part of an MEng in Electronics and Information Engineering from Imperial College London
Go to file
2023-05-24 12:39:11 +01:00
demo Add missing LEDs CSR ifdef 2023-05-24 12:36:34 +01:00
rtl Completed dacVolume.sv, issues remain 2023-05-22 13:28:14 +01:00
.gitignore Update .gitignore 2023-05-24 12:38:20 +01:00
.svlint.toml Clean up .svlint.toml 2023-05-18 12:34:03 +01:00
build.sh Fix build script, incorrectly traps on ERR 2023-05-12 19:53:52 +01:00
dacVolume.py Create volume control module, not functional 2023-05-21 01:22:39 +01:00
doulos_CORDIC.v Notes for saw -> sine conversion 2023-05-21 01:21:41 +01:00
make.py Create volume control module, not functional 2023-05-21 01:22:39 +01:00
options.sh Initial commit to prevent data loss 2023-02-05 00:56:34 +00:00
pcmFifo.py Add shell pcmFifo LiteX module (basic inst, no logic) 2023-03-10 17:48:18 +00:00
readme.md Add ZipCPU article link 2023-05-24 12:39:11 +01:00
sine_poly_approx.png Notes for saw -> sine conversion 2023-05-21 01:21:41 +01:00
testLED.py Signal prefixes are removed by migen, so double 2023-03-03 17:05:53 +00:00
testRGB.py Remove reset value from TestRgb 2023-03-04 14:54:09 +00:00
testSaw.py Support selecting waveform in genSaw 2023-05-18 12:35:39 +01:00

StackSynth Final Year Project

Project Notes

Cool Things To Note