Source files and notes of my Final Year Project, as part of an MEng in Electronics and Information Engineering from Imperial College London
Updated 2024-01-19 21:57:58 +00:00
SystemVerilog CORDIC block that converts from an input phase (sawtooth wave) to a sine wave
Updated 2023-06-04 13:26:05 +00:00