Commit graph

Select branches

Hide pull requests

main

report

Mono Color

• 42826f57e4
  Remove demo.py and include all steps in build.sh Aadi Desai 2023-05-12 14:29:20 +0100
• 0bf0c45bb9
  Add build artefacts to .gitignore Aadi Desai 2023-05-12 14:26:30 +0100
• 4b0d1101ab
  Add docs output folder to .gitignore Aadi Desai 2023-05-12 14:07:05 +0100
• 1078beaaab
  Merge demo into build script Aadi Desai 2023-05-12 14:06:41 +0100
• 03219820e5
  Add scope trigger target and incr depth Aadi Desai 2023-05-12 14:04:42 +0100
• 0a06e93edf
  Fix testSaw, invert ResetSignal() Aadi Desai 2023-05-12 14:03:55 +0100
• 1efe617ae7
  Update demo makefile to always use CXX Aadi Desai 2023-05-12 14:01:16 +0100
• 5b66d01ac6
  Add comments to sawtooth generator Aadi Desai 2023-05-12 14:00:13 +0100
• 012b24adaf
  Add LiteScope Analyzer instance and csvs needed Aadi Desai 2023-05-11 01:46:58 +0100
• bda6a825de
  Add debug UART port extension Aadi Desai 2023-05-11 01:46:26 +0100
• bb1e27f787
  Comment pins for GPIO platform extensions Aadi Desai 2023-05-11 01:46:06 +0100
• 576621c5bf
  Backup after migrating laptop Aadi Desai 2023-05-10 18:48:46 +0100
• 3439c7666e
  Comment Win11 copy from build and demo scripts Aadi Desai 2023-03-13 18:40:23 +0000
• d08a4de337
  Add LiteScope notes to readme Aadi Desai 2023-03-13 18:39:50 +0000
• 3a13ec3433
  Add software support for sawtooth block Aadi Desai 2023-03-11 18:06:19 +0000
• 2b18d82358
  Add Sawtooth module to build Aadi Desai 2023-03-11 18:05:56 +0000
• 4be040e449
  Add LiteX Sawtooth test module Aadi Desai 2023-03-11 18:05:32 +0000
• 3edc1f92d7
  Add DAC Driver block Aadi Desai 2023-03-11 18:05:03 +0000
• a473a6ff9c
  Add Sawtooth Generator Block Aadi Desai 2023-03-11 18:04:53 +0000
• 768d74f2e4
  Add extra notes / links to readme Aadi Desai 2023-03-10 17:48:46 +0000
• 485cf24ae1
  Add shell pcmFifo LiteX module (basic inst, no logic) Aadi Desai 2023-03-10 17:48:18 +0000
• 0f61a6d19a
  Add pcmfifo SystemVerilog module Aadi Desai 2023-03-10 17:47:39 +0000
• c8955842d5
  Add svlint linting rules Aadi Desai 2023-03-10 17:47:18 +0000
• f296ed53d4
  Update demo led program for PWM driver Aadi Desai 2023-03-07 21:00:30 +0000
• 5ad6a22db5
  Demo using input to set 3-bit led colour Aadi Desai 2023-03-07 20:09:56 +0000
• 29e926beba
  Add demo software files and gitignore/build script Aadi Desai 2023-03-07 19:05:21 +0000
• 85bc100121
  Links to read / reference for CDC for sound data Aadi Desai 2023-03-07 18:48:46 +0000
• cc0ab0f2b4
  Add useful links on gdb and zephyr Aadi Desai 2023-03-04 14:54:57 +0000
• f5b923ca57
  Add DAC Pin definitions to platform in make.py Aadi Desai 2023-03-04 14:54:36 +0000
• 8c0eee54b4
  Remove reset value from TestRgb Aadi Desai 2023-03-04 14:54:09 +0000
• 5de7bc535a
  Update make.py with GPIO pads and TestRgb module using custom clock Aadi Desai 2023-03-03 17:07:19 +0000
• 07f57f4cf8
  Add LiteX Module for TestRgb inc module docs Aadi Desai 2023-03-03 17:06:20 +0000
• 52eb0bdaf7
  Signal prefixes are removed by migen, so double Aadi Desai 2023-03-03 17:05:53 +0000
• 740316a47f
  Add LiteX Docs link to readme Aadi Desai 2023-03-03 17:05:22 +0000
• 529efcaf9f
  Add pwm module to set LED colour from LiteX Console Aadi Desai 2023-03-03 17:05:00 +0000
• d960053a7e
  Update flip.sv to cycle across colours using 48MHz Aadi Desai 2023-03-03 17:04:22 +0000
• 81b2d004a5
  Update build script Aadi Desai 2023-03-03 17:03:43 +0000
• b90a0efadc
  Add more useful links to readme backup Aadi Desai 2023-02-26 19:42:08 +0000
• 2e83f912d1
  Update make Python script to use test LiteX Module Aadi Desai 2023-02-26 19:41:51 +0000
• 3ea0c58728
  Add build shortcut script Aadi Desai 2023-02-26 19:41:10 +0000
• e1b0d5c28c
  Add testing SystemVerilog and LiteX Module Aadi Desai 2023-02-26 19:40:56 +0000
• 9322fe0fd4
  Add readme notes Aadi Desai 2023-02-26 14:59:50 +0000
• 6d8c1059fa
  Initial commit to prevent data loss Aadi Desai 2023-02-05 00:56:34 +0000