supleed2/EIE4-FYP
1
0
Fork 0
mirror of https://github.com/supleed2/EIE4-FYP.git synced 2024-11-13 21:45:48 +00:00
Code Issues Packages Projects Releases Wiki Activity
128 commits 2 branches 0 tags 14 MiB
Commit graph

31 commits

Author SHA1 Message Date
Aadi Desai 2227bb8afa
Increase CORDIC time to 7 cycles from 3, reduce osc to 32 2023-06-25 12:15:05 +01:00
Aadi Desai 22323d6453
Make soft wave end signed 2023-06-21 12:14:20 +01:00
Aadi Desai 2829a32dc6
Tidy project 
Rename modules for clarity
Move LiteX modules into `modules/`
Move extras into `notes/`
 2023-06-18 17:25:53 +01:00
Aadi Desai eb55b06779
Add pulse output to can for frame received 2023-06-09 13:58:42 +01:00
Aadi Desai 795a9d2916
Fix genWave output glitches 2023-06-08 16:13:32 +01:00
Aadi Desai 80f82cdc10
Fix genWave wave addition 2023-06-08 16:13:18 +01:00
Aadi Desai cfa699fe84
Revert genWave to 24bit int, floats fail to compile 2023-06-08 01:19:36 +01:00
Aadi Desai 4c4d287c63
Update genWave to use 24.4 bit fixed point 
Improve frequency target accuracy from 1Hz to 0.0625Hz
 2023-06-07 23:01:20 +01:00
Aadi Desai 54654bd5f8
Add genWave.sv 
Supports 64 oscillators
Merges waveforms with volume reduced to range 0.5-1 of single wave
Heavily optimised to reduce area / MUL requirements
 2023-06-07 22:53:04 +01:00
Aadi Desai fd53e3c579
Move sine bit inversion from genSaw to saw2sin 2023-06-06 18:51:36 +01:00
Aadi Desai 47574015e4
Remove unused files 2023-06-05 13:52:59 +01:00
Aadi Desai aac2ad4c62
Add always_ff in saw2sin to fix glitches 2023-06-04 14:14:05 +01:00
Aadi Desai 743c9fdb64
Create CAN RX block, ACKs frames, no TX 2023-06-04 12:38:39 +01:00
Aadi Desai 4b57bdfa80
Update cordic.sv and saw2sin.sv for better accuracy, genSaw.sv to fix polarity of tri/sin 2023-06-04 12:07:28 +01:00
Aadi Desai d784f6d251
Add sine wave generator using cordic 2023-05-28 16:07:23 +01:00
Aadi Desai 6601b6f3af
Add quarter wave cordic block 2023-05-28 16:06:49 +01:00
Aadi Desai bb94e58a53
Completed dacVolume.sv, issues remain 
If dacVolume and testSaw are instantiated in the same design, the design fails to run
 2023-05-22 13:28:14 +01:00
Aadi Desai 275a74013c
Create volume control module, not functional 2023-05-21 01:22:39 +01:00
Aadi Desai c4469cd6f6
Flip MSB of square wave, avoid DAC automute 2023-05-18 16:19:53 +01:00
Aadi Desai 6381cb53a8
Optimise triangle wave gen and add comments 2023-05-18 12:42:09 +01:00
Aadi Desai a17429c105
Support selecting waveform in genSaw 2023-05-18 12:35:39 +01:00
Aadi Desai 81cf1ebc5c
Replace assign with always_comb in rtl/ 
Update to better match IEEE1800-2017
 2023-05-18 12:01:56 +01:00
Aadi Desai 06fc184cc5
Working version of dac driver 
Output limited to 16bit as the set bitclock rate is too low for 24bit
Main work was on timing issues and inconsistent output
 2023-05-16 22:12:41 +01:00
Aadi Desai 0ce0835a45
Working version of sample generator 2023-05-16 22:11:17 +01:00
Aadi Desai 5b66d01ac6
Add comments to sawtooth generator 2023-05-12 14:00:13 +01:00
Aadi Desai 3edc1f92d7
Add DAC Driver block 2023-03-11 18:05:03 +00:00
Aadi Desai a473a6ff9c
Add Sawtooth Generator Block 2023-03-11 18:04:53 +00:00
Aadi Desai 0f61a6d19a
Add pcmfifo SystemVerilog module 2023-03-10 17:47:39 +00:00
Aadi Desai 529efcaf9f
Add pwm module to set LED colour from LiteX Console 2023-03-03 17:05:00 +00:00
Aadi Desai d960053a7e
Update flip.sv to cycle across colours using 48MHz 2023-03-03 17:04:22 +00:00
Aadi Desai e1b0d5c28c
Add testing SystemVerilog and LiteX Module 2023-02-26 19:40:56 +00:00