supleed2/EIE4-FYP
1
0
Fork 0
mirror of https://github.com/supleed2/EIE4-FYP.git synced 2024-12-22 22:25:50 +00:00
Code Issues Packages Projects Releases Wiki Activity
EIE4-FYP/rtl
History
Aadi Desai 0f61a6d19a
Add pcmfifo SystemVerilog module
2023-03-10 17:47:39 +00:00
..
flip.sv Update flip.sv to cycle across colours using 48MHz 2023-03-03 17:04:22 +00:00
flipPwm.sv Add pwm module to set LED colour from LiteX Console 2023-03-03 17:05:00 +00:00
pcmfifo.sv Add pcmfifo SystemVerilog module 2023-03-10 17:47:39 +00:00