Commit graph

2 commits

Author SHA1 Message Date
Alden0012 8ae5a07fca add updated vga files 2022-12-16 22:11:31 +00:00
Aadi Desai c83b8a73f1 Switch all Verilog files to SystemVerilog file endings 2022-11-07 12:58:43 +00:00
Renamed from rtl/AHB_VGA/vga_sync.v (Browse further)