supleed2/EIE4-FYP
1
0
Fork 0
mirror of https://github.com/supleed2/EIE4-FYP.git synced 2024-12-22 06:05:49 +00:00
Code Issues Packages Projects Releases Wiki Activity
Source files and notes of my Final Year Project, as part of an MEng in Electronics and Information Engineering from Imperial College London
130 commits 2 branches 0 tags 14 MiB
Python 56.6%
SystemVerilog 40.9%
Shell 2.5%
Go to file
Aadi Desai 3d70a21313
Tidy readme
2024-01-19 21:55:06 +00:00
demo Add verbose flag to can_listen command 2023-06-25 15:02:06 +01:00
modules Tidy project 2023-06-18 17:25:53 +01:00
notes Tidy readme 2024-01-19 21:55:06 +00:00
rtl Increase CORDIC time to 7 cycles from 3, reduce osc to 32 2023-06-25 12:15:05 +01:00
.gitignore Tidy project 2023-06-18 17:25:53 +01:00
.svlint.toml Clean up .svlint.toml 2023-05-18 12:34:03 +01:00
build.sh Fix build script exits 2023-06-24 15:50:19 +01:00
make.py Fix USB reset from PLL 2023-06-25 12:57:01 +01:00
readme.md Tidy readme 2024-01-19 21:55:06 +00:00

readme.md

StackSynth - Final Project

This repository contains the source files and notes from my Final Project, as part of my Masters of Engineering in Electronics and Information Engineering at Imperial College London.

StackSynth is an educational synthesizer platform based on the STM32L432, used in the 3rd Year Embedded Systems module, with lab notes available on the GitHub repository. The ARM Cortex-M4 based CPU is not optimised for the Digital Signal Processing operations needed for complex audio waveform generation.

The goal of this project was to create the SystemVerilog modules and code for an FPGA-based extension module for StackSynth, to increase the audio ability and performance of the synthesizer while providing future Embedded Systems students an opportunity to develop code for an integrated VexRiscV RISC-V System-on-Chip.

Notes taken during this project primarily consist of links for useful reading and reference materials, and is available in this document.