supleed2/ELEC60011-DSD-CW
1
0
Fork 0
mirror of https://github.com/supleed2/ELEC60011-DSD-CW.git synced 2024-12-22 13:45:48 +00:00
Code Issues Packages Projects Releases Wiki Activity

Add brief project description

Browse source
This commit is contained in:
Aadi Desai 2022-09-16 11:39:12 +01:00 committed by GitHub
parent 0ad87f0c97
commit 8e47dd4696
No known key found for this signature in database
GPG key ID: 4AEE18F83AFDEB23
1 changed files with 2 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
README.md
View file

@ -1,3 +1,5 @@
# ELEC60011: Digital System Design - Coursework
- [Coursework Specification](./DSD_coursework_DE1-SoC.pdf)
The goal for this project was to create a custom instruction and hardware to support the custom instruction, with the effect of hardware accelerating a specific computation, and returning the result to the NIOs II soft-core processor. The custom logic was designed in SystemVerilog and instantiated on the FPGA fabric alongside the NIOS II core and other hardware such as timers and interruprt handlers. The project was completed in Quartus Prime 21.1 Lite and tested with the Altera DE1 board.