supleed2/ELEC50010-IAC-CW
1
0
Fork 0
mirror of https://github.com/supleed2/ELEC50010-IAC-CW.git synced 2024-12-22 21:35:48 +00:00
Code Issues Packages Projects Releases Wiki Activity
Synthesizable 32-bit MIPS 1 CPU, uses a memory-mapped bus to access memory and peripherals.
1 commit 2 branches 0 tags 9.2 MiB
Verilog 86.7%
Shell 12.9%
Scilab 0.4%
Go to file
Aadi Desai 9697b2a8f3
Initial commit
2020-11-20 09:22:14 +00:00
README.md Initial commit 2020-11-20 09:22:14 +00:00

README.md

AM04_CPU