mirror of
https://github.com/supleed2/ELEC50010-IAC-CW.git
synced 2024-11-10 01:35:49 +00:00
Add bus vcd to gitignore, fix missing case in bus
This commit is contained in:
parent
d17060b0a1
commit
5e62dd82d8
1
.gitignore
vendored
1
.gitignore
vendored
|
@ -3,5 +3,6 @@ exec/*
|
||||||
*.log.txt
|
*.log.txt
|
||||||
*.out.txt
|
*.out.txt
|
||||||
mips_cpu_harvard.vcd
|
mips_cpu_harvard.vcd
|
||||||
|
mips_cpu_bus.vcd
|
||||||
.DS_Store
|
.DS_Store
|
||||||
inputs/.DS_Store
|
inputs/.DS_Store
|
||||||
|
|
|
@ -69,7 +69,8 @@ end
|
||||||
always_ff @(negedge clk) begin // CLK Falling Edge
|
always_ff @(negedge clk) begin // CLK Falling Edge
|
||||||
if (!waitrequest && clk_state) begin
|
if (!waitrequest && clk_state) begin
|
||||||
case (state)
|
case (state)
|
||||||
2'b00: // nothing happens on fetch negedge
|
2'b00: begin // nothing happens on fetch negedge
|
||||||
|
end
|
||||||
2'b01: begin // execute negedge
|
2'b01: begin // execute negedge
|
||||||
if (!harvard_read && !harvard_write) begin // instruction complete, trigger writeback
|
if (!harvard_read && !harvard_write) begin // instruction complete, trigger writeback
|
||||||
clk_internal <= 1'b0;
|
clk_internal <= 1'b0;
|
||||||
|
|
Loading…
Reference in a new issue