ELEC40006-P1-CW/data.mif

44 lines
1.3 KiB
Plaintext
Raw Normal View History

-- Copyright (C) 2019 Intel Corporation. All rights reserved.
2020-05-27 17:53:03 +00:00
-- Your use of Intel Corporation's design tools, logic functions
-- and other software and tools, and any partner logic
2020-05-27 17:53:03 +00:00
-- functions, and any output files from any of the foregoing
-- (including device programming or simulation files), and any
-- associated documentation or information are expressly subject
-- to the terms and conditions of the Intel Program License
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors. Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.
2020-05-27 17:53:03 +00:00
-- Quartus Prime generated Memory Initialization File (.mif)
WIDTH=16;
DEPTH=2048;
ADDRESS_RADIX=HEX;
DATA_RADIX=HEX;
CONTENT BEGIN
2020-06-07 19:51:33 +00:00
000 : 0002;
001 : 0003;
002 : 0000;
003 : FFFF;
004 : BFFF;
005 : 000A;
006 : 001B;
007 : 001E;
008 : 0021;
009 : 0024;
00A : 0028;
2020-06-07 19:51:33 +00:00
00B : 0000;
00C : 002B;
00D : 002E;
00E : 0031;
00F : 0036;
2020-06-07 19:51:33 +00:00
010 : AAAA;
[011..7FF] : 0000;
2020-05-27 17:53:03 +00:00
END;