Yr1 Summer Term Project, ARM-based CPU designed to be simulated in Icarus Verilog
Updated 2022-07-12 10:39:02 +00:00
Synthesizable 32-bit MIPS 1 CPU, uses a memory-mapped bus to access memory and peripherals.
Updated 2020-12-21 21:16:28 +00:00