This website requires JavaScript.
Explore
Help
Sign In
Repositories
Users
Organizations
Filter
Clear filters
Archived
Not archived
Forks
Not forks
Mirrors
Not mirrors
Templates
Not templates
Private
Public
Sort
Newest
Oldest
Alphabetically
Reverse alphabetically
Recently updated
Least recently updated
Most stars
Fewest stars
Most forks
Fewest forks
Smallest size
Largest size
supleed2
/
ELEC40006-P1-CW
Verilog
0
0
Yr1 Summer Term Project, ARM-based CPU designed to be simulated in Icarus Verilog
verilog
arm
iverilog
Updated
2022-07-12 10:39:02 +00:00
supleed2
/
ELEC50010-IAC-CW
Verilog
0
0
Synthesizable 32-bit MIPS 1 CPU, uses a memory-mapped bus to access memory and peripherals.
cpu
fpga
mips
quartus-prime
verilog
Updated
2020-12-21 21:16:28 +00:00