mirror of
https://github.com/supleed2/ELEC70056-HSV-CW2.git
synced 2024-09-19 20:56:18 +00:00
32 lines
376 B
Systemverilog
32 lines
376 B
Systemverilog
`timescale 1ns/1ps
|
|
module ahblite_sys_tb(
|
|
|
|
);
|
|
|
|
reg RESET, CLK;
|
|
wire [7:0] LED;
|
|
|
|
AHBLITE_SYS dut(.CLK(CLK), .RESET(RESET), .LED(LED));
|
|
|
|
// Note: you can modify this to give a 50MHz clock or whatever is appropriate
|
|
|
|
initial
|
|
begin
|
|
CLK=0;
|
|
forever
|
|
begin
|
|
#5 CLK=1;
|
|
#5 CLK=0;
|
|
end
|
|
end
|
|
|
|
initial
|
|
begin
|
|
RESET=0;
|
|
#30 RESET=1;
|
|
#20 RESET=0;
|
|
end
|
|
|
|
endmodule
|
|
|