mirror of
https://github.com/supleed2/ELEC60011-DSD-CW.git
synced 2024-09-19 20:36:17 +00:00
5 lines
105 B
Verilog
5 lines
105 B
Verilog
module const128 (
|
|
output [31:0] result
|
|
);
|
|
assign result = 32'b01000011000000000000000000000000;
|
|
endmodule |