Commit graph

2 commits

Author SHA1 Message Date
jl7719 cfebb403ba Delete from source files and the testbench 2020-12-17 15:02:59 +00:00
jl7719 6e626c5931 Change location of the memory module from rtl to testbench 2020-12-17 10:32:52 +00:00
Renamed from rtl/mips_cpu_memory.v (Browse further)