Logic for instructions with linking not implemented. Can do basic branch delay slots. More left to do with return register