supleed2/ELEC50010-IAC-CW
1
0
Fork 0
mirror of https://github.com/supleed2/ELEC50010-IAC-CW.git synced 2024-12-23 05:45:47 +00:00
Code Issues Packages Projects Releases Wiki Activity

fixed input file plz document ur change in reference.txt

Browse source
This commit is contained in:
yhp19 2020-12-16 12:27:48 +08:00
parent 864c8b6964
commit 07d32e9baf
7 changed files with 26 additions and 28 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
inputs/sra/sra-1.ref.txt
View file

@ -1 +1 @@
4294967040 4227858432

4
inputs/sra/sra-1.txt
View file

@ -1,3 +1,3 @@
3404F000 3C05F000
00041103 00051083
00000008 00000008

2
inputs/srav/srav-1.ref.txt
View file

@ -1 +1 @@
4294967040 4227858432

2
inputs/srav/srav-1.txt
View file

@ -1,4 +1,4 @@
34040004 34040004
3405F000 3C05F000
00851007 00851007
00000008 00000008

2
inputs/sw/sw-1.ref.txt
View file

@ -1 +1 @@
4294967295 65535

2
inputs/sw/sw-1.txt
View file

@ -1,5 +1,5 @@
3404FFFF 3404FFFF
34051008 34051008
ACA40000 ACA40000
8CA20000 8CA20004
00000008 00000008

34
reference.txt
View file

@ -720,31 +720,31 @@ jr $0
register_v0 = 0 register_v0 = 0
#==SRA Shift right arithmetic== ==SRA Shift right arithmetic==
ori $4,$0,2 lui $5 $0,0xF000
sra $2,$4,1 srav $2,$5,2
jr $0 jr $0
34040001 3C05F000
00041043 00051083
00000008 00000008
register_v0 = 1 register_v0 = 0xFC000000
==SRAV Shift right arithmetic== ==SRAV Shift right arithmetic variable==
ori $4,$0,2 ori $4,$0,2
ori $5 $0,1 lui $5 $0,0xF000
srav $2,$5,$4 srav $2,$5,$4
jr $0 jr $0
34040002 34040004
34050001 3C05F000
00851007 00851007
00000008 00000008
register_v0 = 1 register_v0 = 0xFC000000
==SRL Shift right logical== ==SRL Shift right logical==
@ -756,7 +756,7 @@ jr $0
00041082 00041082
00000008 00000008
register_v0 = 3 register_v0 = 4
==SRLV Shift right logical variable== ==SRLV Shift right logical variable==
@ -770,7 +770,7 @@ jr $0
00851006 00851006
00000008 00000008
register_v0 = 3 register_v0 = 4
==SUBU Subtract unsigned== ==SUBU Subtract unsigned==
@ -791,15 +791,13 @@ register_v0 = 2
ori $4, $0, 0xFFFF ori $4, $0, 0xFFFF
ori $5, $0, 0x1008 ori $5, $0, 0x1008
sw $4, 4($5) sw $4, 4($5)
ori $5, $0, 0x100C lw $2, 4($5)
lw $2, 0($5)
jr $0 jr $0
3404FFFF 3404FFFF
34051008 34051008
ACA40004 ACA40004
3405100C 8CA20004
8CA20000
00000008 00000008
register_v0 = 0x0000FFFF register_v0 = 0x0000FFFF
@ -821,7 +819,7 @@ register_v0 = 7
==XORI Bitwise exclusive or immediate== ==XORI Bitwise exclusive or immediate==
ori $4,$0,5 ori $4,$0,5
xori $2,$4,0xF xori $2,$4,0x000F
jr $0 jr $0
34040005 34040005