mirror of
https://github.com/supleed2/ELEC40006-P1-CW.git
synced 2024-11-10 02:05:48 +00:00
13 lines
130 B
Coq
13 lines
130 B
Coq
|
module MIN(
|
||
|
input sign,
|
||
|
input a[7..0],
|
||
|
input b[7..0],
|
||
|
output [7..0] num;
|
||
|
);
|
||
|
|
||
|
assign num = sign ? a[7..0]:b[7..0]
|
||
|
|
||
|
|
||
|
|
||
|
endmodule
|