supleed2/EIE4-FYP
1
0
Fork 0
mirror of https://github.com/supleed2/EIE4-FYP.git synced 2024-12-22 06:05:49 +00:00
Code Issues Packages Projects Releases Wiki Activity

Update readme

Browse source
This commit is contained in:
Aadi Desai 2024-01-19 21:57:58 +00:00
parent 3d70a21313
commit 0faa2a92cc
Signed by: supleed2
SSH key fingerprint: SHA256:CkbNRs0yVzXEiUp2zd0PSxsfRUMFF9bLlKXtE1xEbKM
1 changed files with 2 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
readme.md
View file

@ -7,3 +7,5 @@ StackSynth is an educational synthesizer platform based on the STM32L432, used i
The goal of this project was to create the SystemVerilog modules and code for an FPGA-based extension module for StackSynth, to increase the audio ability and performance of the synthesizer while providing future Embedded Systems students an opportunity to develop code for an integrated [VexRiscV](https://github.com/SpinalHDL/VexRiscv) RISC-V System-on-Chip. The goal of this project was to create the SystemVerilog modules and code for an FPGA-based extension module for StackSynth, to increase the audio ability and performance of the synthesizer while providing future Embedded Systems students an opportunity to develop code for an integrated [VexRiscV](https://github.com/SpinalHDL/VexRiscv) RISC-V System-on-Chip.
Notes taken during this project primarily consist of links for useful reading and reference materials, and is available in [this document](./notes/readme.md). Notes taken during this project primarily consist of links for useful reading and reference materials, and is available in [this document](./notes/readme.md).
A second branch [`report`](https://github.com/supleed2/EIE4-FYP/tree/report) also contains presentation materials and draft report notes.