supleed2/cordic
1
0
Fork 0
mirror of https://github.com/supleed2/cordic.git synced 2024-12-22 13:45:50 +00:00
Code Issues Packages Projects Releases Wiki Activity

Update README.md

Browse source
This commit is contained in:
Aadi Desai 2023-05-28 16:24:06 +01:00
parent 6475de9495
commit 4ac4c5266a
Signed by: supleed2
SSH key fingerprint: SHA256:CkbNRs0yVzXEiUp2zd0PSxsfRUMFF9bLlKXtE1xEbKM
1 changed files with 7 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

7
README.md
View file

@ -1,2 +1,9 @@
# cordic # cordic
SystemVerilog CORDIC block that converts from an input phase (sawtooth wave) to a sine wave SystemVerilog CORDIC block that converts from an input phase (sawtooth wave) to a sine wave
## cordic.sv
Input: 0-65535 (16 bit) = $0$-$\frac{\pi}{2}$ radians or $0$-$90$°
Output: 0-65535 (16 bit) = $0$-$1$