mirror of
https://github.com/supleed2/ELEC70056-HSV-CW2.git
synced 2024-12-22 13:45:49 +00:00
Add initial assume to AHBGPIO.sv
This commit is contained in:
parent
0f8578e1b8
commit
4edfce0e03
|
@ -68,8 +68,6 @@ module AHBGPIO
|
|||
reg last_HWRITE;
|
||||
reg last_HSEL;
|
||||
|
||||
integer i;
|
||||
|
||||
assign HREADYOUT = 1'b1;
|
||||
|
||||
// Set Registers from address phase
|
||||
|
@ -115,38 +113,43 @@ module AHBGPIO
|
|||
//check behaviour
|
||||
|
||||
assert_parity: assert property
|
||||
( @posedge(HCLK) disable iff (!HRESETn)
|
||||
!PARITYERR;
|
||||
);
|
||||
( @(posedge HCLK) disable iff (!HRESETn)
|
||||
!PARITYERR
|
||||
);
|
||||
|
||||
assert_gpio_write: assert property
|
||||
( @posedge(HCLK) disable iff (!HRESETn)
|
||||
((gpio_dir == 16'h0001)
|
||||
&& (HADDR[7:0] == gpio_data_addr)
|
||||
&& HSEL
|
||||
&& HWRITE
|
||||
&& HTRANS[1])
|
||||
|-> (GPIOOUT[15:0] == $past(HWDATA[15:0], 1))
|
||||
);
|
||||
( @(posedge HCLK) disable iff (!HRESETn)
|
||||
((gpio_dir == 16'h0001)
|
||||
&& (HADDR[7:0] == gpio_data_addr)
|
||||
&& HSEL
|
||||
&& HWRITE
|
||||
&& HTRANS[1])
|
||||
|-> (GPIOOUT[15:0] == $past(HWDATA[15:0], 1))
|
||||
);
|
||||
|
||||
assert_gpio_read: assert property
|
||||
( @posedge(HCLK) disable iff (!HRESETn)
|
||||
((gpio_dir == 16'h0000)
|
||||
&& (HADDR[7:0] == gpio_data_addr)
|
||||
// && HSEL // HSEL not used in Read always_ff
|
||||
&& !HWRITE
|
||||
&& HTRANS[1])
|
||||
|-> (HRDATA[15:0] == $past(GPIOIN[15:0], 1)
|
||||
&& HREADYOUT)
|
||||
);
|
||||
( @(posedge HCLK) disable iff (!HRESETn)
|
||||
((gpio_dir == 16'h0000)
|
||||
&& (HADDR[7:0] == gpio_data_addr)
|
||||
// && HSEL // HSEL not used in Read always_ff
|
||||
&& !HWRITE
|
||||
&& HTRANS[1])
|
||||
|-> (HRDATA[15:0] == $past(GPIOIN[15:0], 1)
|
||||
&& HREADYOUT)
|
||||
);
|
||||
|
||||
assert_gpio_dir: assert property
|
||||
( @posedge(HCLK) disable iff (!HRESETn)
|
||||
((HADDR[7:0] == gpio_dir_addr)
|
||||
&& HSEL
|
||||
&& HWRITE
|
||||
&& HTRANS[1])
|
||||
|-> (gpio_dir == $past(HWDATA[15:0], 1))
|
||||
);
|
||||
( @(posedge HCLK) disable iff (!HRESETn)
|
||||
((HADDR[7:0] == gpio_dir_addr)
|
||||
&& HSEL
|
||||
&& HWRITE
|
||||
&& HTRANS[1])
|
||||
|-> (gpio_dir == $past(HWDATA[15:0], 1))
|
||||
);
|
||||
|
||||
assume_initial_valid: assume
|
||||
( gpio_dir == 16'h0000
|
||||
|| gpio_dir == 16'h0001
|
||||
);
|
||||
|
||||
endmodule
|
||||
|
|
Loading…
Reference in a new issue