supleed2/ELEC50010-IAC-CW
1
0
Fork 0
mirror of https://github.com/supleed2/ELEC50010-IAC-CW.git synced 2024-12-22 21:35:48 +00:00
Code Issues Packages Projects Releases Wiki Activity
ELEC50010-IAC-CW/exec/mips_cpu_harvard_tb_slti
jl7719 3594365a25 Create branch jl7719 
Can test for normal pc incrementing instr
2020-12-11 19:45:13 +09:00

2739 lines
76 KiB
Plaintext
Raw Blame History

#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000000000114a580 .scope package, "$unit" "$unit" 2 1;
.timescale 0 0;
S_000000000114b580 .scope module, "mips_cpu_harvard_tb" "mips_cpu_harvard_tb" 3 1;
.timescale 0 0;
P_00000000010d33d0 .param/str "RAM_INIT_FILE" 0 3 3, "inputs/slti.txt";
P_00000000010d3408 .param/l "TIMEOUT_CYCLES" 0 3 4, +C4<00000000000000000000000001100100>;
v00000000011a5180_0 .net "active", 0 0, v0000000001148c00_0; 1 drivers
v00000000011a5b80_0 .var "clk", 0 0;
v00000000011a4e60_0 .var "clk_enable", 0 0;
v00000000011a5680_0 .net "data_address", 31 0, v000000000114a320_0; 1 drivers
v00000000011a5fe0_0 .net "data_read", 0 0, v000000000114a3c0_0; 1 drivers
v00000000011a5ae0_0 .net "data_readdata", 31 0, L_00000000011a6440; 1 drivers
v00000000011a5d60_0 .net "data_write", 0 0, v00000000011485c0_0; 1 drivers
v00000000011a63a0_0 .net "data_writedata", 31 0, v0000000001148700_0; 1 drivers
v00000000011a5f40_0 .net "instr_address", 31 0, v00000000011a3710_0; 1 drivers
v00000000011a6580_0 .net "instr_readdata", 31 0, L_00000000011a54a0; 1 drivers
v00000000011a5e00_0 .net "register_v0", 31 0, L_000000000113af20; 1 drivers
v00000000011a5ea0_0 .var "reset", 0 0;
S_000000000114b710 .scope module, "cpuInst" "mips_cpu_harvard" 3 19, 4 1 0, S_000000000114b580;
.timescale 0 0;
.port_info 0 /INPUT 1 "clk";
.port_info 1 /INPUT 1 "reset";
.port_info 2 /OUTPUT 1 "active";
.port_info 3 /OUTPUT 32 "register_v0";
.port_info 4 /INPUT 1 "clk_enable";
.port_info 5 /OUTPUT 32 "instr_address";
.port_info 6 /INPUT 32 "instr_readdata";
.port_info 7 /OUTPUT 32 "data_address";
.port_info 8 /OUTPUT 1 "data_write";
.port_info 9 /OUTPUT 1 "data_read";
.port_info 10 /OUTPUT 32 "data_writedata";
.port_info 11 /INPUT 32 "data_readdata";
v000000000114a280_0 .net "active", 0 0, v0000000001148c00_0; alias, 1 drivers
v0000000001148e80_0 .net "clk", 0 0, v00000000011a5b80_0; 1 drivers
v0000000001149600_0 .net "clk_enable", 0 0, v00000000011a4e60_0; 1 drivers
v000000000114a320_0 .var "data_address", 31 0;
v000000000114a3c0_0 .var "data_read", 0 0;
v000000000114a460_0 .net "data_readdata", 31 0, L_00000000011a6440; alias, 1 drivers
v00000000011485c0_0 .var "data_write", 0 0;
v0000000001148700_0 .var "data_writedata", 31 0;
v0000000001079b90_0 .var "in_B", 31 0;
v00000000011a2b30_0 .net "in_opcode", 5 0, L_00000000011a59a0; 1 drivers
v00000000011a3210_0 .net "in_pc_in", 31 0, v0000000001149420_0; 1 drivers
v00000000011a3c10_0 .net "in_readreg1", 4 0, L_00000000011a64e0; 1 drivers
v00000000011a3ad0_0 .net "in_readreg2", 4 0, L_00000000011a5220; 1 drivers
v00000000011a42f0_0 .var "in_writedata", 31 0;
v00000000011a4110_0 .var "in_writereg", 4 0;
v00000000011a3710_0 .var "instr_address", 31 0;
v00000000011a3850_0 .net "instr_readdata", 31 0, L_00000000011a54a0; alias, 1 drivers
v00000000011a2ef0_0 .net "out_ALUCond", 0 0, v00000000011499c0_0; 1 drivers
v00000000011a4430_0 .net "out_ALUOp", 4 0, v00000000011496a0_0; 1 drivers
v00000000011a3fd0_0 .net "out_ALURes", 31 0, v0000000001149880_0; 1 drivers
v00000000011a2bd0_0 .net "out_ALUSrc", 0 0, v0000000001148fc0_0; 1 drivers
v00000000011a4930_0 .net "out_MemRead", 0 0, v0000000001148a20_0; 1 drivers
v00000000011a3170_0 .net "out_MemWrite", 0 0, v0000000001149920_0; 1 drivers
v00000000011a38f0_0 .net "out_MemtoReg", 1 0, v0000000001148ac0_0; 1 drivers
v00000000011a3b70_0 .net "out_PC", 1 0, v0000000001149100_0; 1 drivers
v00000000011a35d0_0 .net "out_RegDst", 1 0, v0000000001149740_0; 1 drivers
v00000000011a2c70_0 .net "out_RegWrite", 0 0, v0000000001149ec0_0; 1 drivers
v00000000011a3cb0_0 .var "out_pc_out", 31 0;
v00000000011a4070_0 .net "out_readdata1", 31 0, v00000000011487a0_0; 1 drivers
v00000000011a41b0_0 .net "out_readdata2", 31 0, v0000000001148840_0; 1 drivers
v00000000011a3530_0 .net "out_shamt", 4 0, v0000000001149ba0_0; 1 drivers
v00000000011a49d0_0 .net "register_v0", 31 0, L_000000000113af20; alias, 1 drivers
v00000000011a2f90_0 .net "reset", 0 0, v00000000011a5ea0_0; 1 drivers
E_00000000010e6e00/0 .event edge, v0000000001149740_0, v0000000001148b60_0, v0000000001148b60_0, v0000000001148ac0_0;
E_00000000010e6e00/1 .event edge, v0000000001149880_0, v000000000114a460_0, v0000000001148ca0_0, v0000000001148fc0_0;
E_00000000010e6e00/2 .event edge, v0000000001148b60_0, v0000000001148b60_0, v0000000001148840_0;
E_00000000010e6e00 .event/or E_00000000010e6e00/0, E_00000000010e6e00/1, E_00000000010e6e00/2;
E_00000000010e70c0/0 .event edge, v0000000001149420_0, v0000000001149880_0, v0000000001149920_0, v0000000001148a20_0;
E_00000000010e70c0/1 .event edge, v0000000001148840_0;
E_00000000010e70c0 .event/or E_00000000010e70c0/0, E_00000000010e70c0/1;
L_00000000011a64e0 .part L_00000000011a54a0, 21, 5;
L_00000000011a5220 .part L_00000000011a54a0, 16, 5;
L_00000000011a59a0 .part L_00000000011a54a0, 26, 6;
S_00000000010a5e30 .scope module, "alu" "mips_cpu_alu" 4 121, 5 1 0, S_000000000114b710;
.timescale 0 0;
.port_info 0 /INPUT 32 "A";
.port_info 1 /INPUT 32 "B";
.port_info 2 /INPUT 5 "ALUOp";
.port_info 3 /INPUT 5 "shamt";
.port_info 4 /OUTPUT 1 "ALUCond";
.port_info 5 /OUTPUT 32 "ALURes";
enum000000000112bd00 .enum4 (5)
"ADD" 5'b00000,
"SUB" 5'b00001,
"MUL" 5'b00010,
"DIV" 5'b00011,
"AND" 5'b00100,
"OR" 5'b00101,
"XOR" 5'b00110,
"SLL" 5'b00111,
"SLLV" 5'b01000,
"SRL" 5'b01001,
"SRLV" 5'b01010,
"SRA" 5'b01011,
"SRAV" 5'b01100,
"EQ" 5'b01101,
"LES" 5'b01110,
"LEQ" 5'b01111,
"GRT" 5'b10000,
"GEQ" 5'b10001,
"NEQ" 5'b10010,
"PAS" 5'b10011,
"SLT" 5'b10100,
"SLTU" 5'b10101,
"MULU" 5'b10110,
"DIVU" 5'b10111
;
L_000000000113b540 .functor BUFZ 5, v00000000011496a0_0, C4<00000>, C4<00000>, C4<00000>;
v00000000011488e0_0 .net "A", 31 0, v00000000011487a0_0; alias, 1 drivers
v00000000011499c0_0 .var "ALUCond", 0 0;
v0000000001149a60_0 .net "ALUOp", 4 0, v00000000011496a0_0; alias, 1 drivers
v00000000011497e0_0 .net "ALUOps", 4 0, L_000000000113b540; 1 drivers
v0000000001149880_0 .var/s "ALURes", 31 0;
v0000000001148f20_0 .net "B", 31 0, v0000000001079b90_0; 1 drivers
v00000000011492e0_0 .net "shamt", 4 0, v0000000001149ba0_0; alias, 1 drivers
E_00000000010e1200 .event edge, v00000000011497e0_0, v00000000011488e0_0, v0000000001148f20_0, v00000000011492e0_0;
S_00000000010a5fc0 .scope module, "control" "mips_cpu_control" 4 90, 6 1 0, S_000000000114b710;
.timescale 0 0;
.port_info 0 /INPUT 32 "Instr";
.port_info 1 /INPUT 1 "ALUCond";
.port_info 2 /OUTPUT 2 "CtrlRegDst";
.port_info 3 /OUTPUT 2 "CtrlPC";
.port_info 4 /OUTPUT 1 "CtrlMemRead";
.port_info 5 /OUTPUT 2 "CtrlMemtoReg";
.port_info 6 /OUTPUT 5 "CtrlALUOp";
.port_info 7 /OUTPUT 5 "Ctrlshamt";
.port_info 8 /OUTPUT 1 "CtrlMemWrite";
.port_info 9 /OUTPUT 1 "CtrlALUSrc";
.port_info 10 /OUTPUT 1 "CtrlRegWrite";
enum0000000001129270 .enum4 (5)
"BLTZ" 5'b00000,
"BGEZ" 5'b00001,
"BLTZAL" 5'b10000,
"BGEZAL" 5'b10001
;
enum0000000001129730 .enum4 (6)
"SLL" 6'b000000,
"SRL" 6'b000010,
"SRA" 6'b000011,
"SLLV" 6'b000100,
"SRLV" 6'b000110,
"SRAV" 6'b000111,
"JR" 6'b001000,
"JALR" 6'b001001,
"MTHI" 6'b010001,
"MTLO" 6'b010011,
"MULT" 6'b011000,
"MULTU" 6'b011001,
"DIV" 6'b011010,
"DIVU" 6'b011011,
"ADDU" 6'b100001,
"SUBU" 6'b100011,
"AND" 6'b100100,
"OR" 6'b100101,
"XOR" 6'b100110,
"SLT" 6'b101010,
"SLTU" 6'b101011
;
enum000000000112b950 .enum4 (6)
"SPECIAL" 6'b000000,
"REGIMM" 6'b000001,
"J" 6'b000010,
"JAL" 6'b000011,
"BEQ" 6'b000100,
"BNE" 6'b000101,
"BLEZ" 6'b000110,
"BGTZ" 6'b000111,
"ADDI" 6'b001000,
"ADDIU" 6'b001001,
"SLTI" 6'b001010,
"SLTIU" 6'b001011,
"ANDI" 6'b001100,
"ORI" 6'b001101,
"XORI" 6'b001110,
"LUI" 6'b001111,
"LB" 6'b100000,
"LH" 6'b100001,
"LWL" 6'b100010,
"LW" 6'b100011,
"LBU" 6'b100100,
"LHU" 6'b100101,
"LWR" 6'b100110,
"SB" 6'b101000,
"SH" 6'b101001,
"SW" 6'b101011
;
v0000000001148d40_0 .net "ALUCond", 0 0, v00000000011499c0_0; alias, 1 drivers
v00000000011496a0_0 .var "CtrlALUOp", 4 0;
v0000000001148fc0_0 .var "CtrlALUSrc", 0 0;
v0000000001148a20_0 .var "CtrlMemRead", 0 0;
v0000000001149920_0 .var "CtrlMemWrite", 0 0;
v0000000001148ac0_0 .var "CtrlMemtoReg", 1 0;
v0000000001149100_0 .var "CtrlPC", 1 0;
v0000000001149740_0 .var "CtrlRegDst", 1 0;
v0000000001149ec0_0 .var "CtrlRegWrite", 0 0;
v0000000001149ba0_0 .var "Ctrlshamt", 4 0;
v0000000001148b60_0 .net "Instr", 31 0, L_00000000011a54a0; alias, 1 drivers
v0000000001149c40_0 .net "funct", 5 0, L_00000000011a66c0; 1 drivers
v0000000001149ce0_0 .net "op", 5 0, L_00000000011a5a40; 1 drivers
v0000000001149d80_0 .net "rt", 4 0, L_00000000011a69e0; 1 drivers
E_00000000010e7d00/0 .event edge, v0000000001149ce0_0, v0000000001149c40_0, v00000000011499c0_0, v0000000001149d80_0;
E_00000000010e7d00/1 .event edge, v0000000001148b60_0;
E_00000000010e7d00 .event/or E_00000000010e7d00/0, E_00000000010e7d00/1;
L_00000000011a5a40 .part L_00000000011a54a0, 26, 6;
L_00000000011a66c0 .part L_00000000011a54a0, 0, 6;
L_00000000011a69e0 .part L_00000000011a54a0, 16, 5;
S_00000000010a6150 .scope module, "pc" "pc" 4 79, 7 1 0, S_000000000114b710;
.timescale 0 0;
.port_info 0 /INPUT 1 "clk";
.port_info 1 /INPUT 1 "rst";
.port_info 2 /INPUT 2 "pc_ctrl";
.port_info 3 /INPUT 32 "pc_in";
.port_info 4 /INPUT 5 "rs";
.port_info 5 /OUTPUT 32 "pc_out";
.port_info 6 /OUTPUT 1 "active";
v0000000001148c00_0 .var "active", 0 0;
v000000000114a000_0 .net "clk", 0 0, v00000000011a5b80_0; alias, 1 drivers
v0000000001149e20_0 .net "pc_ctrl", 1 0, v0000000001149100_0; alias, 1 drivers
v0000000001149380_0 .var "pc_curr", 31 0;
v0000000001148ca0_0 .net "pc_in", 31 0, v00000000011a3cb0_0; 1 drivers
v0000000001149420_0 .var "pc_out", 31 0;
o000000000114d1d8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0000000001148660_0 .net "rs", 4 0, o000000000114d1d8; 0 drivers
v00000000011491a0_0 .net "rst", 0 0, v00000000011a5ea0_0; alias, 1 drivers
E_00000000010e03c0 .event posedge, v000000000114a000_0;
S_00000000010991d0 .scope module, "regfile" "mips_cpu_regfile" 4 106, 8 1 0, S_000000000114b710;
.timescale 0 0;
.port_info 0 /INPUT 1 "clk";
.port_info 1 /INPUT 5 "readreg1";
.port_info 2 /INPUT 5 "readreg2";
.port_info 3 /INPUT 5 "writereg";
.port_info 4 /INPUT 32 "writedata";
.port_info 5 /INPUT 1 "regwrite";
.port_info 6 /INPUT 6 "opcode";
.port_info 7 /OUTPUT 32 "readdata1";
.port_info 8 /OUTPUT 32 "readdata2";
.port_info 9 /OUTPUT 32 "regv0";
v0000000001149240_2 .array/port v0000000001149240, 2;
L_000000000113af20 .functor BUFZ 32, v0000000001149240_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000001149060_0 .net "clk", 0 0, v00000000011a5b80_0; alias, 1 drivers
v0000000001149240 .array "memory", 0 31, 31 0;
v00000000011494c0_0 .net "opcode", 5 0, L_00000000011a59a0; alias, 1 drivers
v00000000011487a0_0 .var "readdata1", 31 0;
v0000000001148840_0 .var "readdata2", 31 0;
v0000000001149560_0 .net "readreg1", 4 0, L_00000000011a64e0; alias, 1 drivers
v0000000001149f60_0 .net "readreg2", 4 0, L_00000000011a5220; alias, 1 drivers
v000000000114a0a0_0 .net "regv0", 31 0, L_000000000113af20; alias, 1 drivers
v000000000114a140_0 .net "regwrite", 0 0, v0000000001149ec0_0; alias, 1 drivers
v0000000001148de0_0 .net "writedata", 31 0, v00000000011a42f0_0; 1 drivers
v000000000114a1e0_0 .net "writereg", 4 0, v00000000011a4110_0; 1 drivers
E_00000000010e1240 .event negedge, v000000000114a000_0;
v0000000001149240_0 .array/port v0000000001149240, 0;
v0000000001149240_1 .array/port v0000000001149240, 1;
E_00000000010e0440/0 .event edge, v0000000001149560_0, v0000000001149240_0, v0000000001149240_1, v0000000001149240_2;
v0000000001149240_3 .array/port v0000000001149240, 3;
v0000000001149240_4 .array/port v0000000001149240, 4;
v0000000001149240_5 .array/port v0000000001149240, 5;
v0000000001149240_6 .array/port v0000000001149240, 6;
E_00000000010e0440/1 .event edge, v0000000001149240_3, v0000000001149240_4, v0000000001149240_5, v0000000001149240_6;
v0000000001149240_7 .array/port v0000000001149240, 7;
v0000000001149240_8 .array/port v0000000001149240, 8;
v0000000001149240_9 .array/port v0000000001149240, 9;
v0000000001149240_10 .array/port v0000000001149240, 10;
E_00000000010e0440/2 .event edge, v0000000001149240_7, v0000000001149240_8, v0000000001149240_9, v0000000001149240_10;
v0000000001149240_11 .array/port v0000000001149240, 11;
v0000000001149240_12 .array/port v0000000001149240, 12;
v0000000001149240_13 .array/port v0000000001149240, 13;
v0000000001149240_14 .array/port v0000000001149240, 14;
E_00000000010e0440/3 .event edge, v0000000001149240_11, v0000000001149240_12, v0000000001149240_13, v0000000001149240_14;
v0000000001149240_15 .array/port v0000000001149240, 15;
v0000000001149240_16 .array/port v0000000001149240, 16;
v0000000001149240_17 .array/port v0000000001149240, 17;
v0000000001149240_18 .array/port v0000000001149240, 18;
E_00000000010e0440/4 .event edge, v0000000001149240_15, v0000000001149240_16, v0000000001149240_17, v0000000001149240_18;
v0000000001149240_19 .array/port v0000000001149240, 19;
v0000000001149240_20 .array/port v0000000001149240, 20;
v0000000001149240_21 .array/port v0000000001149240, 21;
v0000000001149240_22 .array/port v0000000001149240, 22;
E_00000000010e0440/5 .event edge, v0000000001149240_19, v0000000001149240_20, v0000000001149240_21, v0000000001149240_22;
v0000000001149240_23 .array/port v0000000001149240, 23;
v0000000001149240_24 .array/port v0000000001149240, 24;
v0000000001149240_25 .array/port v0000000001149240, 25;
v0000000001149240_26 .array/port v0000000001149240, 26;
E_00000000010e0440/6 .event edge, v0000000001149240_23, v0000000001149240_24, v0000000001149240_25, v0000000001149240_26;
v0000000001149240_27 .array/port v0000000001149240, 27;
v0000000001149240_28 .array/port v0000000001149240, 28;
v0000000001149240_29 .array/port v0000000001149240, 29;
v0000000001149240_30 .array/port v0000000001149240, 30;
E_00000000010e0440/7 .event edge, v0000000001149240_27, v0000000001149240_28, v0000000001149240_29, v0000000001149240_30;
v0000000001149240_31 .array/port v0000000001149240, 31;
E_00000000010e0440/8 .event edge, v0000000001149240_31, v0000000001149f60_0;
E_00000000010e0440 .event/or E_00000000010e0440/0, E_00000000010e0440/1, E_00000000010e0440/2, E_00000000010e0440/3, E_00000000010e0440/4, E_00000000010e0440/5, E_00000000010e0440/6, E_00000000010e0440/7, E_00000000010e0440/8;
S_0000000001099360 .scope begin, "$unm_blk_121" "$unm_blk_121" 8 16, 8 16 0, S_00000000010991d0;
.timescale 0 0;
v0000000001148980_0 .var/i "i", 31 0;
S_00000000010994f0 .scope module, "ramInst" "mips_cpu_memory" 3 9, 9 1 0, S_000000000114b580;
.timescale 0 0;
.port_info 0 /INPUT 1 "clk";
.port_info 1 /INPUT 32 "data_address";
.port_info 2 /INPUT 1 "data_write";
.port_info 3 /INPUT 1 "data_read";
.port_info 4 /INPUT 32 "data_writedata";
.port_info 5 /OUTPUT 32 "data_readdata";
.port_info 6 /INPUT 32 "instr_address";
.port_info 7 /OUTPUT 32 "instr_readdata";
P_00000000010e0480 .param/str "RAM_INIT_FILE" 0 9 16, "inputs/slti.txt";
L_000000000113ae40 .functor AND 1, L_00000000011a5720, L_00000000011a5400, C4<1>, C4<1>;
v00000000011a3d50_0 .net *"_ivl_0", 31 0, L_00000000011a6080; 1 drivers
L_00000000011a7ba8 .functor BUFT 1, C4<10111111110000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000011a46b0_0 .net/2u *"_ivl_12", 31 0, L_00000000011a7ba8; 1 drivers
v00000000011a32b0_0 .net *"_ivl_14", 0 0, L_00000000011a5720; 1 drivers
L_00000000011a7bf0 .functor BUFT 1, C4<10111111110000000000000001000000>, C4<0>, C4<0>, C4<0>;
v00000000011a3350_0 .net/2u *"_ivl_16", 31 0, L_00000000011a7bf0; 1 drivers
v00000000011a3e90_0 .net *"_ivl_18", 0 0, L_00000000011a5400; 1 drivers
v00000000011a4250_0 .net *"_ivl_2", 31 0, L_00000000011a5860; 1 drivers
v00000000011a4390_0 .net *"_ivl_21", 0 0, L_000000000113ae40; 1 drivers
v00000000011a2d10_0 .net *"_ivl_22", 31 0, L_00000000011a52c0; 1 drivers
L_00000000011a7c38 .functor BUFT 1, C4<10111111110000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000011a4750_0 .net/2u *"_ivl_24", 31 0, L_00000000011a7c38; 1 drivers
v00000000011a3030_0 .net *"_ivl_26", 31 0, L_00000000011a5900; 1 drivers
v00000000011a2db0_0 .net *"_ivl_28", 31 0, L_00000000011a6300; 1 drivers
v00000000011a3f30_0 .net *"_ivl_30", 29 0, L_00000000011a61c0; 1 drivers
L_00000000011a7c80 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000011a33f0_0 .net *"_ivl_32", 1 0, L_00000000011a7c80; 1 drivers
L_00000000011a7cc8 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v00000000011a3490_0 .net *"_ivl_34", 31 0, L_00000000011a7cc8; 1 drivers
v00000000011a37b0_0 .net *"_ivl_4", 29 0, L_00000000011a6120; 1 drivers
L_00000000011a7b18 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000011a2e50_0 .net *"_ivl_6", 1 0, L_00000000011a7b18; 1 drivers
L_00000000011a7b60 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v00000000011a44d0_0 .net *"_ivl_8", 31 0, L_00000000011a7b60; 1 drivers
v00000000011a4570_0 .net "clk", 0 0, v00000000011a5b80_0; alias, 1 drivers
v00000000011a3990_0 .net "data_address", 31 0, v000000000114a320_0; alias, 1 drivers
v00000000011a4610 .array "data_memory", 63 0, 31 0;
v00000000011a3a30_0 .net "data_read", 0 0, v000000000114a3c0_0; alias, 1 drivers
v00000000011a47f0_0 .net "data_readdata", 31 0, L_00000000011a6440; alias, 1 drivers
v00000000011a4890_0 .net "data_write", 0 0, v00000000011485c0_0; alias, 1 drivers
v00000000011a30d0_0 .net "data_writedata", 31 0, v0000000001148700_0; alias, 1 drivers
v00000000011a4dc0_0 .net "instr_address", 31 0, v00000000011a3710_0; alias, 1 drivers
v00000000011a55e0 .array "instr_memory", 63 0, 31 0;
v00000000011a6260_0 .net "instr_readdata", 31 0, L_00000000011a54a0; alias, 1 drivers
L_00000000011a6080 .array/port v00000000011a4610, L_00000000011a5860;
L_00000000011a6120 .part v000000000114a320_0, 2, 30;
L_00000000011a5860 .concat [ 30 2 0 0], L_00000000011a6120, L_00000000011a7b18;
L_00000000011a6440 .functor MUXZ 32, L_00000000011a7b60, L_00000000011a6080, v000000000114a3c0_0, C4<>;
L_00000000011a5720 .cmp/ge 32, v00000000011a3710_0, L_00000000011a7ba8;
L_00000000011a5400 .cmp/gt 32, L_00000000011a7bf0, v00000000011a3710_0;
L_00000000011a52c0 .array/port v00000000011a55e0, L_00000000011a6300;
L_00000000011a5900 .arith/sub 32, v00000000011a3710_0, L_00000000011a7c38;
L_00000000011a61c0 .part L_00000000011a5900, 2, 30;
L_00000000011a6300 .concat [ 30 2 0 0], L_00000000011a61c0, L_00000000011a7c80;
L_00000000011a54a0 .functor MUXZ 32, L_00000000011a7cc8, L_00000000011a52c0, L_000000000113ae40, C4<>;
S_000000000108e5e0 .scope begin, "$unm_blk_104" "$unm_blk_104" 9 21, 9 21 0, S_00000000010994f0;
.timescale 0 0;
v00000000011a3670_0 .var/i "i", 31 0;
S_0000000001052680 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 9 36, 9 36 0, S_000000000108e5e0;
.timescale 0 0;
v00000000011a3df0_0 .var/i "j", 31 0;
.scope S_00000000010994f0;
T_0 ;
%fork t_1, S_000000000108e5e0;
%jmp t_0;
.scope S_000000000108e5e0;
t_1 ;
%pushi/vec4 0, 0, 32;
%store/vec4 v00000000011a3670_0, 0, 32;
T_0.0 ;
%load/vec4 v00000000011a3670_0;
%cmpi/s 64, 0, 32;
%jmp/0xz T_0.1, 5;
%pushi/vec4 0, 0, 32;
%ix/getv/s 4, v00000000011a3670_0;
%store/vec4a v00000000011a4610, 4, 0;
; show_stmt_assign_vector: Get l-value for compressed += operand
%load/vec4 v00000000011a3670_0;
%pushi/vec4 1, 0, 32;
%add;
%store/vec4 v00000000011a3670_0, 0, 32;
%jmp T_0.0;
T_0.1 ;
%pushi/vec4 0, 0, 32;
%store/vec4 v00000000011a3670_0, 0, 32;
T_0.2 ;
%load/vec4 v00000000011a3670_0;
%cmpi/s 64, 0, 32;
%jmp/0xz T_0.3, 5;
%pushi/vec4 0, 0, 32;
%ix/getv/s 4, v00000000011a3670_0;
%store/vec4a v00000000011a55e0, 4, 0;
; show_stmt_assign_vector: Get l-value for compressed += operand
%load/vec4 v00000000011a3670_0;
%pushi/vec4 1, 0, 32;
%add;
%store/vec4 v00000000011a3670_0, 0, 32;
%jmp T_0.2;
T_0.3 ;
%vpi_call/w 9 32 "$display", "RAM: Loading RAM contents from %s", P_00000000010e0480 {0 0 0};
%vpi_call/w 9 33 "$readmemh", P_00000000010e0480, v00000000011a55e0 {0 0 0};
%fork t_3, S_0000000001052680;
%jmp t_2;
.scope S_0000000001052680;
t_3 ;
%pushi/vec4 0, 0, 32;
%store/vec4 v00000000011a3df0_0, 0, 32;
T_0.4 ;
%load/vec4 v00000000011a3df0_0;
%cmpi/s 64, 0, 32;
%jmp/0xz T_0.5, 5;
%pushi/vec4 3217031168, 0, 32;
%load/vec4 v00000000011a3df0_0;
%muli 4, 0, 32;
%add;
%vpi_call/w 9 37 "$display", "byte +%h: %h", S<0,vec4,u32>, &A<v00000000011a55e0, v00000000011a3df0_0 > {1 0 0};
; show_stmt_assign_vector: Get l-value for compressed += operand
%load/vec4 v00000000011a3df0_0;
%pushi/vec4 1, 0, 32;
%add;
%store/vec4 v00000000011a3df0_0, 0, 32;
%jmp T_0.4;
T_0.5 ;
%end;
.scope S_000000000108e5e0;
t_2 %join;
%end;
.scope S_00000000010994f0;
t_0 %join;
%end;
.thread T_0;
.scope S_00000000010994f0;
T_1 ;
%wait E_00000000010e03c0;
%load/vec4 v00000000011a3a30_0;
%nor/r;
%load/vec4 v00000000011a4890_0;
%and;
%flag_set/vec4 8;
%jmp/0xz T_1.0, 8;
%load/vec4 v00000000011a4dc0_0;
%load/vec4 v00000000011a3990_0;
%cmp/ne;
%jmp/0xz T_1.2, 4;
%load/vec4 v00000000011a30d0_0;
%load/vec4 v00000000011a3990_0;
%ix/load 4, 2, 0;
%flag_set/imm 4, 0;
%shiftr 4;
%ix/vec4 3;
%ix/load 4, 0, 0; Constant delay
%assign/vec4/a/d v00000000011a4610, 0, 4;
T_1.2 ;
T_1.0 ;
%jmp T_1;
.thread T_1;
.scope S_00000000010a6150;
T_2 ;
%load/vec4 v0000000001148ca0_0;
%store/vec4 v0000000001149420_0, 0, 32;
%end;
.thread T_2;
.scope S_00000000010a6150;
T_3 ;
%wait E_00000000010e03c0;
%load/vec4 v00000000011491a0_0;
%flag_set/vec4 8;
%jmp/0xz T_3.0, 8;
%pushi/vec4 1, 0, 1;
%assign/vec4 v0000000001148c00_0, 0;
%pushi/vec4 3217031168, 0, 32;
%assign/vec4 v0000000001149420_0, 0;
%jmp T_3.1;
T_3.0 ;
%load/vec4 v0000000001149420_0;
%cmpi/ne 0, 0, 32;
%jmp/0xz T_3.2, 4;
%load/vec4 v0000000001148c00_0;
%assign/vec4 v0000000001148c00_0, 0;
%load/vec4 v0000000001149e20_0;
%dup/vec4;
%pushi/vec4 0, 0, 2;
%cmp/u;
%jmp/1 T_3.4, 6;
%dup/vec4;
%pushi/vec4 1, 0, 2;
%cmp/u;
%jmp/1 T_3.5, 6;
%dup/vec4;
%pushi/vec4 2, 0, 2;
%cmp/u;
%jmp/1 T_3.6, 6;
%dup/vec4;
%pushi/vec4 3, 0, 2;
%cmp/u;
%jmp/1 T_3.7, 6;
%jmp T_3.8;
T_3.4 ;
%load/vec4 v0000000001149420_0;
%assign/vec4 v0000000001149380_0, 0;
%load/vec4 v0000000001149380_0;
%addi 4, 0, 32;
%assign/vec4 v0000000001149420_0, 0;
%vpi_call/w 7 27 "$display", "New PC from %h to %h", v0000000001149380_0, v0000000001149420_0 {0 0 0};
%jmp T_3.8;
T_3.5 ;
%load/vec4 v0000000001148ca0_0;
%assign/vec4 v0000000001149420_0, 0;
%jmp T_3.8;
T_3.6 ;
%load/vec4 v0000000001148ca0_0;
%assign/vec4 v0000000001149420_0, 0;
%jmp T_3.8;
T_3.7 ;
%vpi_call/w 7 36 "$display", "JUMP REGISTER" {0 0 0};
%pushi/vec4 0, 0, 32;
%assign/vec4 v0000000001149420_0, 0;
%jmp T_3.8;
T_3.8 ;
%pop/vec4 1;
%jmp T_3.3;
T_3.2 ;
%load/vec4 v0000000001149420_0;
%cmpi/e 0, 0, 32;
%jmp/0xz T_3.9, 4;
%pushi/vec4 0, 0, 1;
%assign/vec4 v0000000001148c00_0, 0;
T_3.9 ;
T_3.3 ;
T_3.1 ;
%jmp T_3;
.thread T_3;
.scope S_00000000010a5fc0;
T_4 ;
%wait E_00000000010e7d00;
%vpi_call/w 6 86 "$display", "Opcode: %h", v0000000001149ce0_0 {0 0 0};
%load/vec4 v0000000001149ce0_0;
%cmpi/e 9, 0, 6;
%flag_mov 8, 4;
%load/vec4 v0000000001149ce0_0;
%cmpi/e 12, 0, 6;
%flag_or 4, 8;
%flag_mov 8, 4;
%load/vec4 v0000000001149ce0_0;
%cmpi/e 32, 0, 6;
%flag_or 4, 8;
%flag_mov 8, 4;
%load/vec4 v0000000001149ce0_0;
%cmpi/e 36, 0, 6;
%flag_or 4, 8;
%flag_mov 8, 4;
%load/vec4 v0000000001149ce0_0;
%cmpi/e 33, 0, 6;
%flag_or 4, 8;
%flag_mov 8, 4;
%load/vec4 v0000000001149ce0_0;
%cmpi/e 37, 0, 6;
%flag_or 4, 8;
%flag_mov 8, 4;
%load/vec4 v0000000001149ce0_0;
%cmpi/e 15, 0, 6;
%flag_or 4, 8;
%flag_mov 8, 4;
%load/vec4 v0000000001149ce0_0;
%cmpi/e 35, 0, 6;
%flag_or 4, 8;
%flag_mov 8, 4;
%load/vec4 v0000000001149ce0_0;
%cmpi/e 34, 0, 6;
%flag_or 4, 8;
%flag_mov 8, 4;
%load/vec4 v0000000001149ce0_0;
%cmpi/e 38, 0, 6;
%flag_or 4, 8;
%flag_mov 8, 4;
%load/vec4 v0000000001149ce0_0;
%cmpi/e 13, 0, 6;
%flag_or 4, 8;
%flag_mov 8, 4;
%load/vec4 v0000000001149ce0_0;
%cmpi/e 10, 0, 6;
%flag_or 4, 8;
%flag_mov 8, 4;
%load/vec4 v0000000001149ce0_0;
%cmpi/e 11, 0, 6;
%flag_or 4, 8;
%flag_mov 8, 4;
%load/vec4 v0000000001149ce0_0;
%cmpi/e 14, 0, 6;
%flag_or 4, 8;
%jmp/0xz T_4.0, 4;
%pushi/vec4 0, 0, 2;
%store/vec4 v0000000001149740_0, 0, 2;
%vpi_call/w 6 89 "$display", "CTRLREGDST: Rt" {0 0 0};
%jmp T_4.1;
T_4.0 ;
%load/vec4 v0000000001149ce0_0;
%pushi/vec4 0, 0, 6;
%cmp/e;
%flag_get/vec4 4;
%load/vec4 v0000000001149c40_0;
%pushi/vec4 33, 0, 6;
%cmp/e;
%flag_get/vec4 4;
%load/vec4 v0000000001149c40_0;
%pushi/vec4 36, 0, 6;
%cmp/e;
%flag_get/vec4 4;
%or;
%load/vec4 v0000000001149c40_0;
%pushi/vec4 9, 0, 6;
%cmp/e;
%flag_get/vec4 4;
%or;
%load/vec4 v0000000001149c40_0;
%pushi/vec4 37, 0, 6;
%cmp/e;
%flag_get/vec4 4;
%or;
%load/vec4 v0000000001149c40_0;
%pushi/vec4 0, 0, 6;
%cmp/e;
%flag_get/vec4 4;
%or;
%load/vec4 v0000000001149c40_0;
%pushi/vec4 4, 0, 6;
%cmp/e;
%flag_get/vec4 4;
%or;
%load/vec4 v0000000001149c40_0;
%pushi/vec4 42, 0, 6;
%cmp/e;
%flag_get/vec4 4;
%or;
%load/vec4 v0000000001149c40_0;
%pushi/vec4 43, 0, 6;
%cmp/e;
%flag_get/vec4 4;
%or;
%load/vec4 v0000000001149c40_0;
%pushi/vec4 3, 0, 6;
%cmp/e;
%flag_get/vec4 4;
%or;
%load/vec4 v0000000001149c40_0;
%pushi/vec4 7, 0, 6;
%cmp/e;
%flag_get/vec4 4;
%or;
%load/vec4 v0000000001149c40_0;
%pushi/vec4 2, 0, 6;
%cmp/e;
%flag_get/vec4 4;
%or;
%load/vec4 v0000000001149c40_0;
%pushi/vec4 6, 0, 6;
%cmp/e;
%flag_get/vec4 4;
%or;
%load/vec4 v0000000001149c40_0;
%pushi/vec4 35, 0, 6;
%cmp/e;
%flag_get/vec4 4;
%or;
%load/vec4 v0000000001149c40_0;
%pushi/vec4 38, 0, 6;
%cmp/e;
%flag_get/vec4 4;
%or;
%and;
%flag_set/vec4 8;
%jmp/0xz T_4.2, 8;
%pushi/vec4 1, 0, 2;
%store/vec4 v0000000001149740_0, 0, 2;
%vpi_call/w 6 92 "$display", "CTRLREGDST: Rd" {0 0 0};
%jmp T_4.3;
T_4.2 ;
%load/vec4 v0000000001149ce0_0;
%cmpi/e 3, 0, 6;
%jmp/0xz T_4.4, 4;
%pushi/vec4 2, 0, 2;
%store/vec4 v0000000001149740_0, 0, 2;
%vpi_call/w 6 95 "$display", "CTRLREGDST: Link" {0 0 0};
%jmp T_4.5;
T_4.4 ;
%pushi/vec4 1, 1, 2;
%store/vec4 v0000000001149740_0, 0, 2;
%vpi_call/w 6 96 "$display", "xxxxxxxxxxxxxx" {0 0 0};
T_4.5 ;
T_4.3 ;
T_4.1 ;
%load/vec4 v0000000001148d40_0;
%load/vec4 v0000000001149ce0_0;
%pushi/vec4 4, 0, 6;
%cmp/e;
%flag_get/vec4 4;
%load/vec4 v0000000001149ce0_0;
%pushi/vec4 7, 0, 6;
%cmp/e;
%flag_get/vec4 4;
%or;
%load/vec4 v0000000001149ce0_0;
%pushi/vec4 6, 0, 6;
%cmp/e;
%flag_get/vec4 4;
%or;
%load/vec4 v0000000001149ce0_0;
%pushi/vec4 5, 0, 6;
%cmp/e;
%flag_get/vec4 4;
%or;
%load/vec4 v0000000001149ce0_0;
%pushi/vec4 1, 0, 6;
%cmp/e;
%flag_get/vec4 4;
%load/vec4 v0000000001149d80_0;
%pushi/vec4 1, 0, 5;
%cmp/e;
%flag_get/vec4 4;
%load/vec4 v0000000001149d80_0;
%pushi/vec4 17, 0, 5;
%cmp/e;
%flag_get/vec4 4;
%or;
%load/vec4 v0000000001149d80_0;
%pushi/vec4 0, 0, 5;
%cmp/e;
%flag_get/vec4 4;
%or;
%load/vec4 v0000000001149d80_0;
%pushi/vec4 16, 0, 5;
%cmp/e;
%flag_get/vec4 4;
%or;
%and;
%or;
%and;
%flag_set/vec4 8;
%jmp/0xz T_4.6, 8;
%pushi/vec4 1, 0, 2;
%store/vec4 v0000000001149100_0, 0, 2;
%jmp T_4.7;
T_4.6 ;
%load/vec4 v0000000001149ce0_0;
%cmpi/e 2, 0, 6;
%flag_mov 8, 4;
%load/vec4 v0000000001149ce0_0;
%cmpi/e 3, 0, 6;
%flag_or 4, 8;
%jmp/0xz T_4.8, 4;
%pushi/vec4 2, 0, 2;
%store/vec4 v0000000001149100_0, 0, 2;
%jmp T_4.9;
T_4.8 ;
%load/vec4 v0000000001149c40_0;
%cmpi/e 8, 0, 6;
%flag_mov 8, 4;
%load/vec4 v0000000001149c40_0;
%cmpi/e 9, 0, 6;
%flag_or 4, 8;
%jmp/0xz T_4.10, 4;
%pushi/vec4 3, 0, 2;
%store/vec4 v0000000001149100_0, 0, 2;
%jmp T_4.11;
T_4.10 ;
%pushi/vec4 0, 0, 2;
%store/vec4 v0000000001149100_0, 0, 2;
T_4.11 ;
T_4.9 ;
T_4.7 ;
%load/vec4 v0000000001149ce0_0;
%cmpi/e 32, 0, 6;
%flag_mov 8, 4;
%load/vec4 v0000000001149ce0_0;
%cmpi/e 36, 0, 6;
%flag_or 4, 8;
%flag_mov 8, 4;
%load/vec4 v0000000001149ce0_0;
%cmpi/e 33, 0, 6;
%flag_or 4, 8;
%flag_mov 8, 4;
%load/vec4 v0000000001149ce0_0;
%cmpi/e 37, 0, 6;
%flag_or 4, 8;
%flag_mov 8, 4;
%load/vec4 v0000000001149ce0_0;
%cmpi/e 35, 0, 6;
%flag_or 4, 8;
%flag_mov 8, 4;
%load/vec4 v0000000001149ce0_0;
%cmpi/e 34, 0, 6;
%flag_or 4, 8;
%flag_mov 8, 4;
%load/vec4 v0000000001149ce0_0;
%cmpi/e 38, 0, 6;
%flag_or 4, 8;
%jmp/0xz T_4.12, 4;
%pushi/vec4 1, 0, 1;
%store/vec4 v0000000001148a20_0, 0, 1;
%pushi/vec4 1, 0, 2;
%store/vec4 v0000000001148ac0_0, 0, 2;
%vpi_call/w 6 112 "$display", "Memory read enabled" {0 0 0};
%jmp T_4.13;
T_4.12 ;
%load/vec4 v0000000001149ce0_0;
%cmpi/e 9, 0, 6;
%flag_mov 8, 4;
%load/vec4 v0000000001149ce0_0;
%cmpi/e 12, 0, 6;
%flag_or 4, 8;
%flag_mov 8, 4;
%load/vec4 v0000000001149ce0_0;
%cmpi/e 13, 0, 6;
%flag_or 4, 8;
%flag_mov 8, 4;
%load/vec4 v0000000001149ce0_0;
%cmpi/e 10, 0, 6;
%flag_or 4, 8;
%flag_mov 8, 4;
%load/vec4 v0000000001149ce0_0;
%cmpi/e 11, 0, 6;
%flag_or 4, 8;
%flag_mov 8, 4;
%load/vec4 v0000000001149ce0_0;
%cmpi/e 14, 0, 6;
%flag_or 4, 8;
%flag_mov 8, 4;
%load/vec4 v0000000001149ce0_0;
%pushi/vec4 0, 0, 6;
%cmp/e;
%flag_get/vec4 4;
%load/vec4 v0000000001149c40_0;
%pushi/vec4 33, 0, 6;
%cmp/e;
%flag_get/vec4 4;
%load/vec4 v0000000001149c40_0;
%pushi/vec4 36, 0, 6;
%cmp/e;
%flag_get/vec4 4;
%or;
%load/vec4 v0000000001149c40_0;
%pushi/vec4 26, 0, 6;
%cmp/e;
%flag_get/vec4 4;
%or;
%load/vec4 v0000000001149c40_0;
%pushi/vec4 27, 0, 6;
%cmp/e;
%flag_get/vec4 4;
%or;
%load/vec4 v0000000001149c40_0;
%pushi/vec4 17, 0, 6;
%cmp/e;
%flag_get/vec4 4;
%or;
%load/vec4 v0000000001149c40_0;
%pushi/vec4 19, 0, 6;
%cmp/e;
%flag_get/vec4 4;
%or;
%load/vec4 v0000000001149c40_0;
%pushi/vec4 24, 0, 6;
%cmp/e;
%flag_get/vec4 4;
%or;
%load/vec4 v0000000001149c40_0;
%pushi/vec4 25, 0, 6;
%cmp/e;
%flag_get/vec4 4;
%or;
%load/vec4 v0000000001149c40_0;
%pushi/vec4 37, 0, 6;
%cmp/e;
%flag_get/vec4 4;
%or;
%load/vec4 v0000000001149c40_0;
%pushi/vec4 0, 0, 6;
%cmp/e;
%flag_get/vec4 4;
%or;
%load/vec4 v0000000001149c40_0;
%pushi/vec4 4, 0, 6;
%cmp/e;
%flag_get/vec4 4;
%or;
%load/vec4 v0000000001149c40_0;
%pushi/vec4 42, 0, 6;
%cmp/e;
%flag_get/vec4 4;
%or;
%load/vec4 v0000000001149c40_0;
%pushi/vec4 43, 0, 6;
%cmp/e;
%flag_get/vec4 4;
%or;
%load/vec4 v0000000001149c40_0;
%pushi/vec4 3, 0, 6;
%cmp/e;
%flag_get/vec4 4;
%or;
%load/vec4 v0000000001149c40_0;
%pushi/vec4 7, 0, 6;
%cmp/e;
%flag_get/vec4 4;
%or;
%load/vec4 v0000000001149c40_0;
%pushi/vec4 2, 0, 6;
%cmp/e;
%flag_get/vec4 4;
%or;
%load/vec4 v0000000001149c40_0;
%pushi/vec4 6, 0, 6;
%cmp/e;
%flag_get/vec4 4;
%or;
%load/vec4 v0000000001149c40_0;
%pushi/vec4 35, 0, 6;
%cmp/e;
%flag_get/vec4 4;
%or;
%load/vec4 v0000000001149c40_0;
%pushi/vec4 38, 0, 6;
%cmp/e;
%flag_get/vec4 4;
%or;
%and;
%flag_set/vec4 9;
%flag_or 9, 8;
%jmp/0xz T_4.14, 9;
%pushi/vec4 0, 0, 1;
%store/vec4 v0000000001148a20_0, 0, 1;
%pushi/vec4 0, 0, 2;
%store/vec4 v0000000001148ac0_0, 0, 2;
%vpi_call/w 6 116 "$display", "Memory read disabled" {0 0 0};
%jmp T_4.15;
T_4.14 ;
%load/vec4 v0000000001149ce0_0;
%cmpi/e 3, 0, 6;
%flag_mov 8, 4;
%load/vec4 v0000000001149ce0_0;
%pushi/vec4 0, 0, 6;
%cmp/e;
%flag_get/vec4 4;
%load/vec4 v0000000001149c40_0;
%pushi/vec4 9, 0, 6;
%cmp/e;
%flag_get/vec4 4;
%and;
%flag_set/vec4 9;
%flag_or 9, 8;
%jmp/0xz T_4.16, 9;
%pushi/vec4 2, 0, 2;
%store/vec4 v0000000001148ac0_0, 0, 2;
%jmp T_4.17;
T_4.16 ;
%pushi/vec4 1, 1, 1;
%store/vec4 v0000000001148a20_0, 0, 1;
T_4.17 ;
T_4.15 ;
T_4.13 ;
%load/vec4 v0000000001149ce0_0;
%cmpi/e 9, 0, 6;
%flag_mov 8, 4;
%load/vec4 v0000000001149ce0_0;
%pushi/vec4 0, 0, 6;
%cmp/e;
%flag_get/vec4 4;
%load/vec4 v0000000001149c40_0;
%pushi/vec4 33, 0, 6;
%cmp/e;
%flag_get/vec4 4;
%and;
%flag_set/vec4 9;
%flag_or 9, 8;
%jmp/0xz T_4.18, 9;
%pushi/vec4 0, 0, 5;
%store/vec4 v00000000011496a0_0, 0, 5;
%vpi_call/w 6 124 "$display", "ALU OP = 0 (ADDU/ADDIU)" {0 0 0};
%jmp T_4.19;
T_4.18 ;
%load/vec4 v0000000001149ce0_0;
%cmpi/e 12, 0, 6;
%flag_mov 8, 4;
%load/vec4 v0000000001149ce0_0;
%pushi/vec4 0, 0, 6;
%cmp/e;
%flag_get/vec4 4;
%load/vec4 v0000000001149c40_0;
%pushi/vec4 36, 0, 6;
%cmp/e;
%flag_get/vec4 4;
%and;
%flag_set/vec4 9;
%flag_or 9, 8;
%jmp/0xz T_4.20, 9;
%pushi/vec4 4, 0, 5;
%store/vec4 v00000000011496a0_0, 0, 5;
%jmp T_4.21;
T_4.20 ;
%load/vec4 v0000000001149ce0_0;
%cmpi/e 4, 0, 6;
%jmp/0xz T_4.22, 4;
%pushi/vec4 13, 0, 5;
%store/vec4 v00000000011496a0_0, 0, 5;
%jmp T_4.23;
T_4.22 ;
%load/vec4 v0000000001149ce0_0;
%pushi/vec4 1, 0, 6;
%cmp/e;
%flag_get/vec4 4;
%load/vec4 v0000000001149d80_0;
%pushi/vec4 1, 0, 5;
%cmp/e;
%flag_get/vec4 4;
%load/vec4 v0000000001149d80_0;
%pushi/vec4 17, 0, 5;
%cmp/e;
%flag_get/vec4 4;
%or;
%and;
%flag_set/vec4 8;
%jmp/0xz T_4.24, 8;
%pushi/vec4 17, 0, 5;
%store/vec4 v00000000011496a0_0, 0, 5;
%jmp T_4.25;
T_4.24 ;
%load/vec4 v0000000001149ce0_0;
%cmpi/e 7, 0, 6;
%jmp/0xz T_4.26, 4;
%pushi/vec4 16, 0, 5;
%store/vec4 v00000000011496a0_0, 0, 5;
%jmp T_4.27;
T_4.26 ;
%load/vec4 v0000000001149ce0_0;
%cmpi/e 6, 0, 6;
%jmp/0xz T_4.28, 4;
%pushi/vec4 15, 0, 5;
%store/vec4 v00000000011496a0_0, 0, 5;
%jmp T_4.29;
T_4.28 ;
%load/vec4 v0000000001149ce0_0;
%pushi/vec4 1, 0, 6;
%cmp/e;
%flag_get/vec4 4;
%load/vec4 v0000000001149d80_0;
%pushi/vec4 0, 0, 5;
%cmp/e;
%flag_get/vec4 4;
%load/vec4 v0000000001149d80_0;
%pushi/vec4 16, 0, 5;
%cmp/e;
%flag_get/vec4 4;
%or;
%and;
%flag_set/vec4 8;
%jmp/0xz T_4.30, 8;
%pushi/vec4 14, 0, 5;
%store/vec4 v00000000011496a0_0, 0, 5;
%jmp T_4.31;
T_4.30 ;
%load/vec4 v0000000001149ce0_0;
%cmpi/e 5, 0, 6;
%jmp/0xz T_4.32, 4;
%pushi/vec4 18, 0, 5;
%store/vec4 v00000000011496a0_0, 0, 5;
%jmp T_4.33;
T_4.32 ;
%load/vec4 v0000000001149ce0_0;
%pushi/vec4 0, 0, 6;
%cmp/e;
%flag_get/vec4 4;
%load/vec4 v0000000001149c40_0;
%pushi/vec4 26, 0, 6;
%cmp/e;
%flag_get/vec4 4;
%and;
%flag_set/vec4 8;
%jmp/0xz T_4.34, 8;
%pushi/vec4 3, 0, 5;
%store/vec4 v00000000011496a0_0, 0, 5;
%jmp T_4.35;
T_4.34 ;
%load/vec4 v0000000001149ce0_0;
%pushi/vec4 0, 0, 6;
%cmp/e;
%flag_get/vec4 4;
%load/vec4 v0000000001149c40_0;
%pushi/vec4 27, 0, 6;
%cmp/e;
%flag_get/vec4 4;
%and;
%flag_set/vec4 8;
%jmp/0xz T_4.36, 8;
%pushi/vec4 23, 0, 5;
%store/vec4 v00000000011496a0_0, 0, 5;
%jmp T_4.37;
T_4.36 ;
%load/vec4 v0000000001149ce0_0;
%cmpi/e 32, 0, 6;
%flag_mov 8, 4;
%load/vec4 v0000000001149ce0_0;
%cmpi/e 36, 0, 6;
%flag_or 4, 8;
%flag_mov 8, 4;
%load/vec4 v0000000001149ce0_0;
%cmpi/e 33, 0, 6;
%flag_or 4, 8;
%flag_mov 8, 4;
%load/vec4 v0000000001149ce0_0;
%cmpi/e 37, 0, 6;
%flag_or 4, 8;
%flag_mov 8, 4;
%load/vec4 v0000000001149ce0_0;
%cmpi/e 35, 0, 6;
%flag_or 4, 8;
%flag_mov 8, 4;
%load/vec4 v0000000001149ce0_0;
%cmpi/e 34, 0, 6;
%flag_or 4, 8;
%flag_mov 8, 4;
%load/vec4 v0000000001149ce0_0;
%cmpi/e 38, 0, 6;
%flag_or 4, 8;
%flag_mov 8, 4;
%load/vec4 v0000000001149ce0_0;
%cmpi/e 40, 0, 6;
%flag_or 4, 8;
%flag_mov 8, 4;
%load/vec4 v0000000001149ce0_0;
%cmpi/e 41, 0, 6;
%flag_or 4, 8;
%flag_mov 8, 4;
%load/vec4 v0000000001149ce0_0;
%cmpi/e 43, 0, 6;
%flag_or 4, 8;
%jmp/0xz T_4.38, 4;
%pushi/vec4 0, 0, 5;
%store/vec4 v00000000011496a0_0, 0, 5;
%jmp T_4.39;
T_4.38 ;
%load/vec4 v0000000001149ce0_0;
%cmpi/e 15, 0, 6;
%jmp/0xz T_4.40, 4;
%pushi/vec4 7, 0, 5;
%store/vec4 v00000000011496a0_0, 0, 5;
%jmp T_4.41;
T_4.40 ;
%load/vec4 v0000000001149ce0_0;
%pushi/vec4 0, 0, 6;
%cmp/e;
%flag_get/vec4 4;
%load/vec4 v0000000001149c40_0;
%pushi/vec4 17, 0, 6;
%cmp/e;
%flag_get/vec4 4;
%load/vec4 v0000000001149c40_0;
%pushi/vec4 19, 0, 6;
%cmp/e;
%flag_get/vec4 4;
%or;
%and;
%flag_set/vec4 8;
%jmp/0xz T_4.42, 8;
%pushi/vec4 19, 0, 5;
%store/vec4 v00000000011496a0_0, 0, 5;
%jmp T_4.43;
T_4.42 ;
%load/vec4 v0000000001149ce0_0;
%pushi/vec4 0, 0, 6;
%cmp/e;
%flag_get/vec4 4;
%load/vec4 v0000000001149c40_0;
%pushi/vec4 24, 0, 6;
%cmp/e;
%flag_get/vec4 4;
%and;
%flag_set/vec4 8;
%jmp/0xz T_4.44, 8;
%pushi/vec4 2, 0, 5;
%store/vec4 v00000000011496a0_0, 0, 5;
%jmp T_4.45;
T_4.44 ;
%load/vec4 v0000000001149ce0_0;
%pushi/vec4 0, 0, 6;
%cmp/e;
%flag_get/vec4 4;
%load/vec4 v0000000001149c40_0;
%pushi/vec4 25, 0, 6;
%cmp/e;
%flag_get/vec4 4;
%and;
%flag_set/vec4 8;
%jmp/0xz T_4.46, 8;
%pushi/vec4 22, 0, 5;
%store/vec4 v00000000011496a0_0, 0, 5;
%jmp T_4.47;
T_4.46 ;
%load/vec4 v0000000001149ce0_0;
%cmpi/e 13, 0, 6;
%flag_mov 8, 4;
%load/vec4 v0000000001149ce0_0;
%pushi/vec4 0, 0, 6;
%cmp/e;
%flag_get/vec4 4;
%load/vec4 v0000000001149c40_0;
%pushi/vec4 37, 0, 6;
%cmp/e;
%flag_get/vec4 4;
%and;
%flag_set/vec4 9;
%flag_or 9, 8;
%jmp/0xz T_4.48, 9;
%pushi/vec4 5, 0, 5;
%store/vec4 v00000000011496a0_0, 0, 5;
%jmp T_4.49;
T_4.48 ;
%load/vec4 v0000000001149ce0_0;
%pushi/vec4 0, 0, 6;
%cmp/e;
%flag_get/vec4 4;
%load/vec4 v0000000001149c40_0;
%pushi/vec4 0, 0, 6;
%cmp/e;
%flag_get/vec4 4;
%and;
%flag_set/vec4 8;
%jmp/0xz T_4.50, 8;
%pushi/vec4 7, 0, 5;
%store/vec4 v00000000011496a0_0, 0, 5;
%jmp T_4.51;
T_4.50 ;
%load/vec4 v0000000001149ce0_0;
%pushi/vec4 0, 0, 6;
%cmp/e;
%flag_get/vec4 4;
%load/vec4 v0000000001149c40_0;
%pushi/vec4 4, 0, 6;
%cmp/e;
%flag_get/vec4 4;
%and;
%flag_set/vec4 8;
%jmp/0xz T_4.52, 8;
%pushi/vec4 8, 0, 5;
%store/vec4 v00000000011496a0_0, 0, 5;
%jmp T_4.53;
T_4.52 ;
%load/vec4 v0000000001149ce0_0;
%pushi/vec4 0, 0, 6;
%cmp/e;
%flag_get/vec4 4;
%load/vec4 v0000000001149c40_0;
%pushi/vec4 3, 0, 6;
%cmp/e;
%flag_get/vec4 4;
%and;
%flag_set/vec4 8;
%jmp/0xz T_4.54, 8;
%pushi/vec4 11, 0, 5;
%store/vec4 v00000000011496a0_0, 0, 5;
%jmp T_4.55;
T_4.54 ;
%load/vec4 v0000000001149ce0_0;
%pushi/vec4 0, 0, 6;
%cmp/e;
%flag_get/vec4 4;
%load/vec4 v0000000001149c40_0;
%pushi/vec4 7, 0, 6;
%cmp/e;
%flag_get/vec4 4;
%and;
%flag_set/vec4 8;
%jmp/0xz T_4.56, 8;
%pushi/vec4 12, 0, 5;
%store/vec4 v00000000011496a0_0, 0, 5;
%jmp T_4.57;
T_4.56 ;
%load/vec4 v0000000001149ce0_0;
%pushi/vec4 0, 0, 6;
%cmp/e;
%flag_get/vec4 4;
%load/vec4 v0000000001149c40_0;
%pushi/vec4 2, 0, 6;
%cmp/e;
%flag_get/vec4 4;
%and;
%flag_set/vec4 8;
%jmp/0xz T_4.58, 8;
%pushi/vec4 9, 0, 5;
%store/vec4 v00000000011496a0_0, 0, 5;
%jmp T_4.59;
T_4.58 ;
%load/vec4 v0000000001149ce0_0;
%pushi/vec4 0, 0, 6;
%cmp/e;
%flag_get/vec4 4;
%load/vec4 v0000000001149c40_0;
%pushi/vec4 6, 0, 6;
%cmp/e;
%flag_get/vec4 4;
%and;
%flag_set/vec4 8;
%jmp/0xz T_4.60, 8;
%pushi/vec4 10, 0, 5;
%store/vec4 v00000000011496a0_0, 0, 5;
%jmp T_4.61;
T_4.60 ;
%load/vec4 v0000000001149ce0_0;
%cmpi/e 10, 0, 6;
%flag_mov 8, 4;
%load/vec4 v0000000001149ce0_0;
%pushi/vec4 0, 0, 6;
%cmp/e;
%flag_get/vec4 4;
%load/vec4 v0000000001149c40_0;
%pushi/vec4 42, 0, 6;
%cmp/e;
%flag_get/vec4 4;
%and;
%flag_set/vec4 9;
%flag_or 9, 8;
%jmp/0xz T_4.62, 9;
%pushi/vec4 20, 0, 5;
%store/vec4 v00000000011496a0_0, 0, 5;
%jmp T_4.63;
T_4.62 ;
%load/vec4 v0000000001149ce0_0;
%cmpi/e 11, 0, 6;
%flag_mov 8, 4;
%load/vec4 v0000000001149ce0_0;
%pushi/vec4 0, 0, 6;
%cmp/e;
%flag_get/vec4 4;
%load/vec4 v0000000001149c40_0;
%pushi/vec4 43, 0, 6;
%cmp/e;
%flag_get/vec4 4;
%and;
%flag_set/vec4 9;
%flag_or 9, 8;
%jmp/0xz T_4.64, 9;
%pushi/vec4 21, 0, 5;
%store/vec4 v00000000011496a0_0, 0, 5;
%jmp T_4.65;
T_4.64 ;
%load/vec4 v0000000001149ce0_0;
%pushi/vec4 0, 0, 6;
%cmp/e;
%flag_get/vec4 4;
%load/vec4 v0000000001149c40_0;
%pushi/vec4 35, 0, 6;
%cmp/e;
%flag_get/vec4 4;
%and;
%flag_set/vec4 8;
%jmp/0xz T_4.66, 8;
%pushi/vec4 1, 0, 5;
%store/vec4 v00000000011496a0_0, 0, 5;
%jmp T_4.67;
T_4.66 ;
%load/vec4 v0000000001149ce0_0;
%cmpi/e 14, 0, 6;
%flag_mov 8, 4;
%load/vec4 v0000000001149ce0_0;
%pushi/vec4 0, 0, 6;
%cmp/e;
%flag_get/vec4 4;
%load/vec4 v0000000001149c40_0;
%pushi/vec4 38, 0, 6;
%cmp/e;
%flag_get/vec4 4;
%and;
%flag_set/vec4 9;
%flag_or 9, 8;
%jmp/0xz T_4.68, 9;
%pushi/vec4 6, 0, 5;
%store/vec4 v00000000011496a0_0, 0, 5;
%vpi_call/w 6 175 "$display", "ALU Op = 6 (XOR)" {0 0 0};
%jmp T_4.69;
T_4.68 ;
%pushi/vec4 31, 31, 5;
%store/vec4 v00000000011496a0_0, 0, 5;
T_4.69 ;
T_4.67 ;
T_4.65 ;
T_4.63 ;
T_4.61 ;
T_4.59 ;
T_4.57 ;
T_4.55 ;
T_4.53 ;
T_4.51 ;
T_4.49 ;
T_4.47 ;
T_4.45 ;
T_4.43 ;
T_4.41 ;
T_4.39 ;
T_4.37 ;
T_4.35 ;
T_4.33 ;
T_4.31 ;
T_4.29 ;
T_4.27 ;
T_4.25 ;
T_4.23 ;
T_4.21 ;
T_4.19 ;
%load/vec4 v0000000001149ce0_0;
%pushi/vec4 0, 0, 6;
%cmp/e;
%flag_get/vec4 4;
%load/vec4 v0000000001149c40_0;
%pushi/vec4 3, 0, 6;
%cmp/e;
%flag_get/vec4 4;
%load/vec4 v0000000001149c40_0;
%pushi/vec4 2, 0, 6;
%cmp/e;
%flag_get/vec4 4;
%or;
%load/vec4 v0000000001149c40_0;
%pushi/vec4 0, 0, 6;
%cmp/e;
%flag_get/vec4 4;
%or;
%and;
%flag_set/vec4 8;
%jmp/0xz T_4.70, 8;
%load/vec4 v0000000001148b60_0;
%parti/s 5, 6, 4;
%store/vec4 v0000000001149ba0_0, 0, 5;
%jmp T_4.71;
T_4.70 ;
%load/vec4 v0000000001149ce0_0;
%cmpi/e 15, 0, 6;
%jmp/0xz T_4.72, 4;
%pushi/vec4 16, 0, 5;
%store/vec4 v0000000001149ba0_0, 0, 5;
%jmp T_4.73;
T_4.72 ;
%pushi/vec4 31, 31, 5;
%store/vec4 v0000000001149ba0_0, 0, 5;
T_4.73 ;
T_4.71 ;
%load/vec4 v0000000001149ce0_0;
%cmpi/e 40, 0, 6;
%flag_mov 8, 4;
%load/vec4 v0000000001149ce0_0;
%cmpi/e 41, 0, 6;
%flag_or 4, 8;
%flag_mov 8, 4;
%load/vec4 v0000000001149ce0_0;
%cmpi/e 43, 0, 6;
%flag_or 4, 8;
%jmp/0xz T_4.74, 4;
%pushi/vec4 1, 0, 1;
%store/vec4 v0000000001149920_0, 0, 1;
%jmp T_4.75;
T_4.74 ;
%pushi/vec4 0, 0, 1;
%store/vec4 v0000000001149920_0, 0, 1;
T_4.75 ;
%load/vec4 v0000000001149ce0_0;
%cmpi/e 9, 0, 6;
%flag_mov 8, 4;
%load/vec4 v0000000001149ce0_0;
%cmpi/e 12, 0, 6;
%flag_or 4, 8;
%flag_mov 8, 4;
%load/vec4 v0000000001149ce0_0;
%cmpi/e 15, 0, 6;
%flag_or 4, 8;
%flag_mov 8, 4;
%load/vec4 v0000000001149ce0_0;
%cmpi/e 13, 0, 6;
%flag_or 4, 8;
%flag_mov 8, 4;
%load/vec4 v0000000001149ce0_0;
%cmpi/e 10, 0, 6;
%flag_or 4, 8;
%flag_mov 8, 4;
%load/vec4 v0000000001149ce0_0;
%cmpi/e 11, 0, 6;
%flag_or 4, 8;
%flag_mov 8, 4;
%load/vec4 v0000000001149ce0_0;
%cmpi/e 14, 0, 6;
%flag_or 4, 8;
%flag_mov 8, 4;
%load/vec4 v0000000001149ce0_0;
%cmpi/e 32, 0, 6;
%flag_or 4, 8;
%flag_mov 8, 4;
%load/vec4 v0000000001149ce0_0;
%cmpi/e 36, 0, 6;
%flag_or 4, 8;
%flag_mov 8, 4;
%load/vec4 v0000000001149ce0_0;
%cmpi/e 33, 0, 6;
%flag_or 4, 8;
%flag_mov 8, 4;
%load/vec4 v0000000001149ce0_0;
%cmpi/e 37, 0, 6;
%flag_or 4, 8;
%flag_mov 8, 4;
%load/vec4 v0000000001149ce0_0;
%cmpi/e 35, 0, 6;
%flag_or 4, 8;
%flag_mov 8, 4;
%load/vec4 v0000000001149ce0_0;
%cmpi/e 34, 0, 6;
%flag_or 4, 8;
%flag_mov 8, 4;
%load/vec4 v0000000001149ce0_0;
%cmpi/e 38, 0, 6;
%flag_or 4, 8;
%flag_mov 8, 4;
%load/vec4 v0000000001149ce0_0;
%cmpi/e 40, 0, 6;
%flag_or 4, 8;
%flag_mov 8, 4;
%load/vec4 v0000000001149ce0_0;
%cmpi/e 41, 0, 6;
%flag_or 4, 8;
%flag_mov 8, 4;
%load/vec4 v0000000001149ce0_0;
%cmpi/e 43, 0, 6;
%flag_or 4, 8;
%jmp/0xz T_4.76, 4;
%pushi/vec4 1, 0, 1;
%store/vec4 v0000000001148fc0_0, 0, 1;
%jmp T_4.77;
T_4.76 ;
%load/vec4 v0000000001149ce0_0;
%cmpi/e 4, 0, 6;
%flag_mov 8, 4;
%load/vec4 v0000000001149ce0_0;
%cmpi/e 7, 0, 6;
%flag_or 4, 8;
%flag_mov 8, 4;
%load/vec4 v0000000001149ce0_0;
%cmpi/e 6, 0, 6;
%flag_or 4, 8;
%flag_mov 8, 4;
%load/vec4 v0000000001149ce0_0;
%cmpi/e 5, 0, 6;
%flag_or 4, 8;
%flag_mov 8, 4;
%load/vec4 v0000000001149ce0_0;
%pushi/vec4 0, 0, 6;
%cmp/e;
%flag_get/vec4 4;
%load/vec4 v0000000001149c40_0;
%pushi/vec4 33, 0, 6;
%cmp/e;
%flag_get/vec4 4;
%load/vec4 v0000000001149c40_0;
%pushi/vec4 36, 0, 6;
%cmp/e;
%flag_get/vec4 4;
%or;
%load/vec4 v0000000001149c40_0;
%pushi/vec4 26, 0, 6;
%cmp/e;
%flag_get/vec4 4;
%or;
%load/vec4 v0000000001149c40_0;
%pushi/vec4 27, 0, 6;
%cmp/e;
%flag_get/vec4 4;
%or;
%load/vec4 v0000000001149c40_0;
%pushi/vec4 24, 0, 6;
%cmp/e;
%flag_get/vec4 4;
%or;
%load/vec4 v0000000001149c40_0;
%pushi/vec4 25, 0, 6;
%cmp/e;
%flag_get/vec4 4;
%or;
%load/vec4 v0000000001149c40_0;
%pushi/vec4 37, 0, 6;
%cmp/e;
%flag_get/vec4 4;
%or;
%load/vec4 v0000000001149c40_0;
%pushi/vec4 4, 0, 6;
%cmp/e;
%flag_get/vec4 4;
%or;
%load/vec4 v0000000001149c40_0;
%pushi/vec4 42, 0, 6;
%cmp/e;
%flag_get/vec4 4;
%or;
%load/vec4 v0000000001149c40_0;
%pushi/vec4 43, 0, 6;
%cmp/e;
%flag_get/vec4 4;
%or;
%load/vec4 v0000000001149c40_0;
%pushi/vec4 7, 0, 6;
%cmp/e;
%flag_get/vec4 4;
%or;
%load/vec4 v0000000001149c40_0;
%pushi/vec4 6, 0, 6;
%cmp/e;
%flag_get/vec4 4;
%or;
%load/vec4 v0000000001149c40_0;
%pushi/vec4 35, 0, 6;
%cmp/e;
%flag_get/vec4 4;
%or;
%load/vec4 v0000000001149c40_0;
%pushi/vec4 38, 0, 6;
%cmp/e;
%flag_get/vec4 4;
%or;
%and;
%flag_set/vec4 9;
%flag_or 9, 8;
%load/vec4 v0000000001149ce0_0;
%pushi/vec4 1, 0, 6;
%cmp/e;
%flag_get/vec4 4;
%load/vec4 v0000000001149d80_0;
%pushi/vec4 1, 0, 5;
%cmp/e;
%flag_get/vec4 4;
%load/vec4 v0000000001149d80_0;
%pushi/vec4 17, 0, 5;
%cmp/e;
%flag_get/vec4 4;
%or;
%load/vec4 v0000000001149d80_0;
%pushi/vec4 0, 0, 5;
%cmp/e;
%flag_get/vec4 4;
%or;
%load/vec4 v0000000001149d80_0;
%pushi/vec4 16, 0, 5;
%cmp/e;
%flag_get/vec4 4;
%or;
%and;
%flag_set/vec4 8;
%flag_or 8, 9;
%jmp/0xz T_4.78, 8;
%pushi/vec4 0, 0, 1;
%store/vec4 v0000000001148fc0_0, 0, 1;
%jmp T_4.79;
T_4.78 ;
%pushi/vec4 1, 1, 1;
%store/vec4 v0000000001148fc0_0, 0, 1;
T_4.79 ;
T_4.77 ;
%load/vec4 v0000000001149ce0_0;
%cmpi/e 9, 0, 6;
%flag_mov 8, 4;
%load/vec4 v0000000001149ce0_0;
%cmpi/e 12, 0, 6;
%flag_or 4, 8;
%flag_mov 8, 4;
%load/vec4 v0000000001149ce0_0;
%cmpi/e 32, 0, 6;
%flag_or 4, 8;
%flag_mov 8, 4;
%load/vec4 v0000000001149ce0_0;
%cmpi/e 36, 0, 6;
%flag_or 4, 8;
%flag_mov 8, 4;
%load/vec4 v0000000001149ce0_0;
%cmpi/e 33, 0, 6;
%flag_or 4, 8;
%flag_mov 8, 4;
%load/vec4 v0000000001149ce0_0;
%cmpi/e 37, 0, 6;
%flag_or 4, 8;
%flag_mov 8, 4;
%load/vec4 v0000000001149ce0_0;
%cmpi/e 15, 0, 6;
%flag_or 4, 8;
%flag_mov 8, 4;
%load/vec4 v0000000001149ce0_0;
%cmpi/e 35, 0, 6;
%flag_or 4, 8;
%flag_mov 8, 4;
%load/vec4 v0000000001149ce0_0;
%cmpi/e 34, 0, 6;
%flag_or 4, 8;
%flag_mov 8, 4;
%load/vec4 v0000000001149ce0_0;
%cmpi/e 38, 0, 6;
%flag_or 4, 8;
%flag_mov 8, 4;
%load/vec4 v0000000001149ce0_0;
%cmpi/e 13, 0, 6;
%flag_or 4, 8;
%flag_mov 8, 4;
%load/vec4 v0000000001149ce0_0;
%cmpi/e 10, 0, 6;
%flag_or 4, 8;
%flag_mov 8, 4;
%load/vec4 v0000000001149ce0_0;
%cmpi/e 14, 0, 6;
%flag_or 4, 8;
%flag_mov 8, 4;
%load/vec4 v0000000001149ce0_0;
%pushi/vec4 0, 0, 6;
%cmp/e;
%flag_get/vec4 4;
%load/vec4 v0000000001149c40_0;
%pushi/vec4 33, 0, 6;
%cmp/e;
%flag_get/vec4 4;
%load/vec4 v0000000001149c40_0;
%pushi/vec4 36, 0, 6;
%cmp/e;
%flag_get/vec4 4;
%or;
%load/vec4 v0000000001149c40_0;
%pushi/vec4 26, 0, 6;
%cmp/e;
%flag_get/vec4 4;
%or;
%load/vec4 v0000000001149c40_0;
%pushi/vec4 27, 0, 6;
%cmp/e;
%flag_get/vec4 4;
%or;
%load/vec4 v0000000001149c40_0;
%pushi/vec4 24, 0, 6;
%cmp/e;
%flag_get/vec4 4;
%or;
%load/vec4 v0000000001149c40_0;
%pushi/vec4 25, 0, 6;
%cmp/e;
%flag_get/vec4 4;
%or;
%load/vec4 v0000000001149c40_0;
%pushi/vec4 37, 0, 6;
%cmp/e;
%flag_get/vec4 4;
%or;
%load/vec4 v0000000001149c40_0;
%pushi/vec4 0, 0, 6;
%cmp/e;
%flag_get/vec4 4;
%or;
%load/vec4 v0000000001149c40_0;
%pushi/vec4 4, 0, 6;
%cmp/e;
%flag_get/vec4 4;
%or;
%load/vec4 v0000000001149c40_0;
%pushi/vec4 42, 0, 6;
%cmp/e;
%flag_get/vec4 4;
%or;
%load/vec4 v0000000001149c40_0;
%pushi/vec4 43, 0, 6;
%cmp/e;
%flag_get/vec4 4;
%or;
%load/vec4 v0000000001149c40_0;
%pushi/vec4 3, 0, 6;
%cmp/e;
%flag_get/vec4 4;
%or;
%load/vec4 v0000000001149c40_0;
%pushi/vec4 7, 0, 6;
%cmp/e;
%flag_get/vec4 4;
%or;
%load/vec4 v0000000001149c40_0;
%pushi/vec4 2, 0, 6;
%cmp/e;
%flag_get/vec4 4;
%or;
%load/vec4 v0000000001149c40_0;
%pushi/vec4 6, 0, 6;
%cmp/e;
%flag_get/vec4 4;
%or;
%load/vec4 v0000000001149c40_0;
%pushi/vec4 35, 0, 6;
%cmp/e;
%flag_get/vec4 4;
%or;
%load/vec4 v0000000001149c40_0;
%pushi/vec4 38, 0, 6;
%cmp/e;
%flag_get/vec4 4;
%or;
%and;
%flag_set/vec4 9;
%flag_or 9, 8;
%jmp/0xz T_4.80, 9;
%pushi/vec4 1, 0, 1;
%store/vec4 v0000000001149ec0_0, 0, 1;
%jmp T_4.81;
T_4.80 ;
%pushi/vec4 0, 0, 1;
%store/vec4 v0000000001149ec0_0, 0, 1;
T_4.81 ;
%jmp T_4;
.thread T_4, $push;
.scope S_00000000010991d0;
T_5 ;
%fork t_5, S_0000000001099360;
%jmp t_4;
.scope S_0000000001099360;
t_5 ;
%pushi/vec4 0, 0, 32;
%store/vec4 v0000000001148980_0, 0, 32;
T_5.0 ;
%load/vec4 v0000000001148980_0;
%cmpi/s 32, 0, 32;
%jmp/0xz T_5.1, 5;
%pushi/vec4 0, 0, 32;
%ix/getv/s 4, v0000000001148980_0;
%store/vec4a v0000000001149240, 4, 0;
; show_stmt_assign_vector: Get l-value for compressed += operand
%load/vec4 v0000000001148980_0;
%pushi/vec4 1, 0, 32;
%add;
%store/vec4 v0000000001148980_0, 0, 32;
%jmp T_5.0;
T_5.1 ;
%end;
.scope S_00000000010991d0;
t_4 %join;
%end;
.thread T_5;
.scope S_00000000010991d0;
T_6 ;
Ewait_0 .event/or E_00000000010e0440, E_0x0;
%wait Ewait_0;
%load/vec4 v0000000001149560_0;
%pad/u 7;
%ix/vec4 4;
%load/vec4a v0000000001149240, 4;
%store/vec4 v00000000011487a0_0, 0, 32;
%load/vec4 v0000000001149f60_0;
%pad/u 7;
%ix/vec4 4;
%load/vec4a v0000000001149240, 4;
%store/vec4 v0000000001148840_0, 0, 32;
%jmp T_6;
.thread T_6, $push;
.scope S_00000000010991d0;
T_7 ;
%wait E_00000000010e1240;
%load/vec4 v000000000114a1e0_0;
%cmpi/e 0, 0, 5;
%jmp/0xz T_7.0, 4;
%jmp T_7.1;
T_7.0 ;
%load/vec4 v000000000114a140_0;
%flag_set/vec4 8;
%jmp/0xz T_7.2, 8;
%load/vec4 v00000000011494c0_0;
%dup/vec4;
%pushi/vec4 32, 0, 6;
%cmp/u;
%jmp/1 T_7.4, 6;
%dup/vec4;
%pushi/vec4 36, 0, 6;
%cmp/u;
%jmp/1 T_7.5, 6;
%dup/vec4;
%pushi/vec4 33, 0, 6;
%cmp/u;
%jmp/1 T_7.6, 6;
%dup/vec4;
%pushi/vec4 37, 0, 6;
%cmp/u;
%jmp/1 T_7.7, 6;
%dup/vec4;
%pushi/vec4 34, 0, 6;
%cmp/u;
%jmp/1 T_7.8, 6;
%dup/vec4;
%pushi/vec4 38, 0, 6;
%cmp/u;
%jmp/1 T_7.9, 6;
%load/vec4 v0000000001148de0_0;
%load/vec4 v000000000114a1e0_0;
%pad/u 7;
%ix/vec4 3;
%ix/load 4, 0, 0; Constant delay
%assign/vec4/a/d v0000000001149240, 0, 4;
%jmp T_7.11;
T_7.4 ;
%load/vec4 v00000000011487a0_0;
%parti/s 2, 0, 2;
%dup/vec4;
%pushi/vec4 0, 0, 2;
%cmp/u;
%jmp/1 T_7.12, 6;
%dup/vec4;
%pushi/vec4 1, 0, 2;
%cmp/u;
%jmp/1 T_7.13, 6;
%dup/vec4;
%pushi/vec4 2, 0, 2;
%cmp/u;
%jmp/1 T_7.14, 6;
%dup/vec4;
%pushi/vec4 3, 0, 2;
%cmp/u;
%jmp/1 T_7.15, 6;
%jmp T_7.16;
T_7.12 ;
%load/vec4 v0000000001148de0_0;
%parti/s 1, 7, 4;
%replicate 24;
%load/vec4 v0000000001148de0_0;
%parti/s 8, 0, 2;
%concat/vec4; draw_concat_vec4
%load/vec4 v000000000114a1e0_0;
%pad/u 7;
%ix/vec4 3;
%ix/load 4, 0, 0; Constant delay
%assign/vec4/a/d v0000000001149240, 0, 4;
%jmp T_7.16;
T_7.13 ;
%load/vec4 v0000000001148de0_0;
%parti/s 1, 15, 5;
%replicate 24;
%load/vec4 v0000000001148de0_0;
%parti/s 8, 8, 5;
%concat/vec4; draw_concat_vec4
%load/vec4 v000000000114a1e0_0;
%pad/u 7;
%ix/vec4 3;
%ix/load 4, 0, 0; Constant delay
%assign/vec4/a/d v0000000001149240, 0, 4;
%jmp T_7.16;
T_7.14 ;
%load/vec4 v0000000001148de0_0;
%parti/s 1, 23, 6;
%replicate 24;
%load/vec4 v0000000001148de0_0;
%parti/s 8, 16, 6;
%concat/vec4; draw_concat_vec4
%load/vec4 v000000000114a1e0_0;
%pad/u 7;
%ix/vec4 3;
%ix/load 4, 0, 0; Constant delay
%assign/vec4/a/d v0000000001149240, 0, 4;
%jmp T_7.16;
T_7.15 ;
%load/vec4 v0000000001148de0_0;
%parti/s 1, 31, 6;
%replicate 24;
%load/vec4 v0000000001148de0_0;
%parti/s 8, 24, 6;
%concat/vec4; draw_concat_vec4
%load/vec4 v000000000114a1e0_0;
%pad/u 7;
%ix/vec4 3;
%ix/load 4, 0, 0; Constant delay
%assign/vec4/a/d v0000000001149240, 0, 4;
%jmp T_7.16;
T_7.16 ;
%pop/vec4 1;
%jmp T_7.11;
T_7.5 ;
%load/vec4 v00000000011487a0_0;
%parti/s 2, 0, 2;
%dup/vec4;
%pushi/vec4 0, 0, 2;
%cmp/u;
%jmp/1 T_7.17, 6;
%dup/vec4;
%pushi/vec4 1, 0, 2;
%cmp/u;
%jmp/1 T_7.18, 6;
%dup/vec4;
%pushi/vec4 2, 0, 2;
%cmp/u;
%jmp/1 T_7.19, 6;
%dup/vec4;
%pushi/vec4 3, 0, 2;
%cmp/u;
%jmp/1 T_7.20, 6;
%jmp T_7.21;
T_7.17 ;
%pushi/vec4 0, 0, 24;
%load/vec4 v0000000001148de0_0;
%parti/s 8, 0, 2;
%concat/vec4; draw_concat_vec4
%load/vec4 v000000000114a1e0_0;
%pad/u 7;
%ix/vec4 3;
%ix/load 4, 0, 0; Constant delay
%assign/vec4/a/d v0000000001149240, 0, 4;
%jmp T_7.21;
T_7.18 ;
%pushi/vec4 0, 0, 24;
%load/vec4 v0000000001148de0_0;
%parti/s 8, 8, 5;
%concat/vec4; draw_concat_vec4
%load/vec4 v000000000114a1e0_0;
%pad/u 7;
%ix/vec4 3;
%ix/load 4, 0, 0; Constant delay
%assign/vec4/a/d v0000000001149240, 0, 4;
%jmp T_7.21;
T_7.19 ;
%pushi/vec4 0, 0, 24;
%load/vec4 v0000000001148de0_0;
%parti/s 8, 16, 6;
%concat/vec4; draw_concat_vec4
%load/vec4 v000000000114a1e0_0;
%pad/u 7;
%ix/vec4 3;
%ix/load 4, 0, 0; Constant delay
%assign/vec4/a/d v0000000001149240, 0, 4;
%jmp T_7.21;
T_7.20 ;
%pushi/vec4 0, 0, 24;
%load/vec4 v0000000001148de0_0;
%parti/s 8, 24, 6;
%concat/vec4; draw_concat_vec4
%load/vec4 v000000000114a1e0_0;
%pad/u 7;
%ix/vec4 3;
%ix/load 4, 0, 0; Constant delay
%assign/vec4/a/d v0000000001149240, 0, 4;
%jmp T_7.21;
T_7.21 ;
%pop/vec4 1;
%jmp T_7.11;
T_7.6 ;
%load/vec4 v00000000011487a0_0;
%parti/s 2, 0, 2;
%dup/vec4;
%pushi/vec4 0, 0, 2;
%cmp/u;
%jmp/1 T_7.22, 6;
%dup/vec4;
%pushi/vec4 2, 0, 2;
%cmp/u;
%jmp/1 T_7.23, 6;
%jmp T_7.24;
T_7.22 ;
%load/vec4 v0000000001148de0_0;
%parti/s 1, 15, 5;
%replicate 16;
%load/vec4 v0000000001148de0_0;
%parti/s 16, 0, 2;
%concat/vec4; draw_concat_vec4
%load/vec4 v000000000114a1e0_0;
%pad/u 7;
%ix/vec4 3;
%ix/load 4, 0, 0; Constant delay
%assign/vec4/a/d v0000000001149240, 0, 4;
%jmp T_7.24;
T_7.23 ;
%load/vec4 v0000000001148de0_0;
%parti/s 1, 31, 6;
%replicate 16;
%load/vec4 v0000000001148de0_0;
%parti/s 16, 16, 6;
%concat/vec4; draw_concat_vec4
%load/vec4 v000000000114a1e0_0;
%pad/u 7;
%ix/vec4 3;
%ix/load 4, 0, 0; Constant delay
%assign/vec4/a/d v0000000001149240, 0, 4;
%jmp T_7.24;
T_7.24 ;
%pop/vec4 1;
%jmp T_7.11;
T_7.7 ;
%load/vec4 v00000000011487a0_0;
%parti/s 2, 0, 2;
%dup/vec4;
%pushi/vec4 0, 0, 2;
%cmp/u;
%jmp/1 T_7.25, 6;
%dup/vec4;
%pushi/vec4 2, 0, 2;
%cmp/u;
%jmp/1 T_7.26, 6;
%jmp T_7.27;
T_7.25 ;
%pushi/vec4 0, 0, 16;
%load/vec4 v0000000001148de0_0;
%parti/s 16, 0, 2;
%concat/vec4; draw_concat_vec4
%load/vec4 v000000000114a1e0_0;
%pad/u 7;
%ix/vec4 3;
%ix/load 4, 0, 0; Constant delay
%assign/vec4/a/d v0000000001149240, 0, 4;
%jmp T_7.27;
T_7.26 ;
%pushi/vec4 0, 0, 16;
%load/vec4 v0000000001148de0_0;
%parti/s 16, 16, 6;
%concat/vec4; draw_concat_vec4
%load/vec4 v000000000114a1e0_0;
%pad/u 7;
%ix/vec4 3;
%ix/load 4, 0, 0; Constant delay
%assign/vec4/a/d v0000000001149240, 0, 4;
%jmp T_7.27;
T_7.27 ;
%pop/vec4 1;
%jmp T_7.11;
T_7.8 ;
%load/vec4 v00000000011487a0_0;
%parti/s 2, 0, 2;
%dup/vec4;
%pushi/vec4 0, 0, 2;
%cmp/u;
%jmp/1 T_7.28, 6;
%dup/vec4;
%pushi/vec4 1, 0, 2;
%cmp/u;
%jmp/1 T_7.29, 6;
%dup/vec4;
%pushi/vec4 2, 0, 2;
%cmp/u;
%jmp/1 T_7.30, 6;
%dup/vec4;
%pushi/vec4 3, 0, 2;
%cmp/u;
%jmp/1 T_7.31, 6;
%jmp T_7.32;
T_7.28 ;
%load/vec4 v0000000001148de0_0;
%parti/s 8, 0, 2;
%load/vec4 v000000000114a1e0_0;
%pad/u 7;
%ix/vec4 3;
%ix/load 4, 24, 0; part off
%ix/load 5, 0, 0; Constant delay
%assign/vec4/a/d v0000000001149240, 4, 5;
%jmp T_7.32;
T_7.29 ;
%load/vec4 v0000000001148de0_0;
%parti/s 16, 0, 2;
%load/vec4 v000000000114a1e0_0;
%pad/u 7;
%ix/vec4 3;
%ix/load 4, 16, 0; part off
%ix/load 5, 0, 0; Constant delay
%assign/vec4/a/d v0000000001149240, 4, 5;
%jmp T_7.32;
T_7.30 ;
%load/vec4 v0000000001148de0_0;
%parti/s 24, 0, 2;
%load/vec4 v000000000114a1e0_0;
%pad/u 7;
%ix/vec4 3;
%ix/load 4, 8, 0; part off
%ix/load 5, 0, 0; Constant delay
%assign/vec4/a/d v0000000001149240, 4, 5;
%jmp T_7.32;
T_7.31 ;
%load/vec4 v0000000001148de0_0;
%load/vec4 v000000000114a1e0_0;
%pad/u 7;
%ix/vec4 3;
%ix/load 4, 0, 0; Constant delay
%assign/vec4/a/d v0000000001149240, 0, 4;
%jmp T_7.32;
T_7.32 ;
%pop/vec4 1;
%jmp T_7.11;
T_7.9 ;
%load/vec4 v00000000011487a0_0;
%parti/s 2, 0, 2;
%dup/vec4;
%pushi/vec4 0, 0, 2;
%cmp/u;
%jmp/1 T_7.33, 6;
%dup/vec4;
%pushi/vec4 1, 0, 2;
%cmp/u;
%jmp/1 T_7.34, 6;
%dup/vec4;
%pushi/vec4 2, 0, 2;
%cmp/u;
%jmp/1 T_7.35, 6;
%dup/vec4;
%pushi/vec4 3, 0, 2;
%cmp/u;
%jmp/1 T_7.36, 6;
%jmp T_7.37;
T_7.33 ;
%load/vec4 v0000000001148de0_0;
%load/vec4 v000000000114a1e0_0;
%pad/u 7;
%ix/vec4 3;
%ix/load 4, 0, 0; Constant delay
%assign/vec4/a/d v0000000001149240, 0, 4;
%jmp T_7.37;
T_7.34 ;
%load/vec4 v0000000001148de0_0;
%parti/s 24, 8, 5;
%load/vec4 v000000000114a1e0_0;
%pad/u 7;
%ix/vec4 3;
%ix/load 4, 0, 0; Constant delay
%assign/vec4/a/d v0000000001149240, 0, 4;
%jmp T_7.37;
T_7.35 ;
%load/vec4 v0000000001148de0_0;
%parti/s 16, 16, 6;
%load/vec4 v000000000114a1e0_0;
%pad/u 7;
%ix/vec4 3;
%ix/load 4, 0, 0; Constant delay
%assign/vec4/a/d v0000000001149240, 0, 4;
%jmp T_7.37;
T_7.36 ;
%load/vec4 v0000000001148de0_0;
%parti/s 8, 24, 6;
%load/vec4 v000000000114a1e0_0;
%pad/u 7;
%ix/vec4 3;
%ix/load 4, 0, 0; Constant delay
%assign/vec4/a/d v0000000001149240, 0, 4;
%jmp T_7.37;
T_7.37 ;
%pop/vec4 1;
%jmp T_7.11;
T_7.11 ;
%pop/vec4 1;
T_7.2 ;
T_7.1 ;
%jmp T_7;
.thread T_7;
.scope S_00000000010a5e30;
T_8 ;
Ewait_1 .event/or E_00000000010e1200, E_0x0;
%wait Ewait_1;
%load/vec4 v00000000011497e0_0;
%dup/vec4;
%pushi/vec4 0, 0, 5;
%cmp/u;
%jmp/1 T_8.0, 6;
%dup/vec4;
%pushi/vec4 1, 0, 5;
%cmp/u;
%jmp/1 T_8.1, 6;
%dup/vec4;
%pushi/vec4 2, 0, 5;
%cmp/u;
%jmp/1 T_8.2, 6;
%dup/vec4;
%pushi/vec4 3, 0, 5;
%cmp/u;
%jmp/1 T_8.3, 6;
%dup/vec4;
%pushi/vec4 4, 0, 5;
%cmp/u;
%jmp/1 T_8.4, 6;
%dup/vec4;
%pushi/vec4 5, 0, 5;
%cmp/u;
%jmp/1 T_8.5, 6;
%dup/vec4;
%pushi/vec4 6, 0, 5;
%cmp/u;
%jmp/1 T_8.6, 6;
%dup/vec4;
%pushi/vec4 7, 0, 5;
%cmp/u;
%jmp/1 T_8.7, 6;
%dup/vec4;
%pushi/vec4 8, 0, 5;
%cmp/u;
%jmp/1 T_8.8, 6;
%dup/vec4;
%pushi/vec4 9, 0, 5;
%cmp/u;
%jmp/1 T_8.9, 6;
%dup/vec4;
%pushi/vec4 10, 0, 5;
%cmp/u;
%jmp/1 T_8.10, 6;
%dup/vec4;
%pushi/vec4 11, 0, 5;
%cmp/u;
%jmp/1 T_8.11, 6;
%dup/vec4;
%pushi/vec4 12, 0, 5;
%cmp/u;
%jmp/1 T_8.12, 6;
%dup/vec4;
%pushi/vec4 13, 0, 5;
%cmp/u;
%jmp/1 T_8.13, 6;
%dup/vec4;
%pushi/vec4 14, 0, 5;
%cmp/u;
%jmp/1 T_8.14, 6;
%dup/vec4;
%pushi/vec4 15, 0, 5;
%cmp/u;
%jmp/1 T_8.15, 6;
%dup/vec4;
%pushi/vec4 16, 0, 5;
%cmp/u;
%jmp/1 T_8.16, 6;
%dup/vec4;
%pushi/vec4 17, 0, 5;
%cmp/u;
%jmp/1 T_8.17, 6;
%dup/vec4;
%pushi/vec4 18, 0, 5;
%cmp/u;
%jmp/1 T_8.18, 6;
%dup/vec4;
%pushi/vec4 19, 0, 5;
%cmp/u;
%jmp/1 T_8.19, 6;
%dup/vec4;
%pushi/vec4 20, 0, 5;
%cmp/u;
%jmp/1 T_8.20, 6;
%dup/vec4;
%pushi/vec4 21, 0, 5;
%cmp/u;
%jmp/1 T_8.21, 6;
%dup/vec4;
%pushi/vec4 22, 0, 5;
%cmp/u;
%jmp/1 T_8.22, 6;
%dup/vec4;
%pushi/vec4 23, 0, 5;
%cmp/u;
%jmp/1 T_8.23, 6;
%jmp T_8.24;
T_8.0 ;
%load/vec4 v00000000011488e0_0;
%load/vec4 v0000000001148f20_0;
%add;
%store/vec4 v0000000001149880_0, 0, 32;
%jmp T_8.24;
T_8.1 ;
%load/vec4 v00000000011488e0_0;
%load/vec4 v0000000001148f20_0;
%sub;
%store/vec4 v0000000001149880_0, 0, 32;
%jmp T_8.24;
T_8.2 ;
%load/vec4 v00000000011488e0_0;
%load/vec4 v0000000001148f20_0;
%mul;
%store/vec4 v0000000001149880_0, 0, 32;
%jmp T_8.24;
T_8.3 ;
%load/vec4 v00000000011488e0_0;
%load/vec4 v0000000001148f20_0;
%div/s;
%store/vec4 v0000000001149880_0, 0, 32;
%jmp T_8.24;
T_8.4 ;
%load/vec4 v00000000011488e0_0;
%load/vec4 v0000000001148f20_0;
%and;
%store/vec4 v0000000001149880_0, 0, 32;
%jmp T_8.24;
T_8.5 ;
%load/vec4 v00000000011488e0_0;
%load/vec4 v0000000001148f20_0;
%or;
%store/vec4 v0000000001149880_0, 0, 32;
%jmp T_8.24;
T_8.6 ;
%load/vec4 v00000000011488e0_0;
%load/vec4 v0000000001148f20_0;
%xor;
%store/vec4 v0000000001149880_0, 0, 32;
%jmp T_8.24;
T_8.7 ;
%load/vec4 v0000000001148f20_0;
%ix/getv 4, v00000000011492e0_0;
%shiftl 4;
%store/vec4 v0000000001149880_0, 0, 32;
%jmp T_8.24;
T_8.8 ;
%load/vec4 v0000000001148f20_0;
%ix/getv 4, v00000000011488e0_0;
%shiftl 4;
%store/vec4 v0000000001149880_0, 0, 32;
%jmp T_8.24;
T_8.9 ;
%load/vec4 v0000000001148f20_0;
%ix/getv 4, v00000000011492e0_0;
%shiftr 4;
%store/vec4 v0000000001149880_0, 0, 32;
%jmp T_8.24;
T_8.10 ;
%load/vec4 v0000000001148f20_0;
%ix/getv 4, v00000000011488e0_0;
%shiftr 4;
%store/vec4 v0000000001149880_0, 0, 32;
%jmp T_8.24;
T_8.11 ;
%load/vec4 v0000000001148f20_0;
%ix/getv 4, v00000000011492e0_0;
%shiftr 4;
%store/vec4 v0000000001149880_0, 0, 32;
%jmp T_8.24;
T_8.12 ;
%load/vec4 v0000000001148f20_0;
%ix/getv 4, v00000000011488e0_0;
%shiftr 4;
%store/vec4 v0000000001149880_0, 0, 32;
%jmp T_8.24;
T_8.13 ;
%load/vec4 v00000000011488e0_0;
%load/vec4 v0000000001148f20_0;
%cmp/e;
%jmp/0xz T_8.25, 4;
%pushi/vec4 1, 0, 1;
%store/vec4 v00000000011499c0_0, 0, 1;
%jmp T_8.26;
T_8.25 ;
%pushi/vec4 0, 0, 1;
%store/vec4 v00000000011499c0_0, 0, 1;
T_8.26 ;
%jmp T_8.24;
T_8.14 ;
%load/vec4 v00000000011488e0_0;
%load/vec4 v0000000001148f20_0;
%cmp/s;
%jmp/0xz T_8.27, 5;
%pushi/vec4 1, 0, 1;
%store/vec4 v00000000011499c0_0, 0, 1;
%jmp T_8.28;
T_8.27 ;
%pushi/vec4 0, 0, 1;
%store/vec4 v00000000011499c0_0, 0, 1;
T_8.28 ;
%jmp T_8.24;
T_8.15 ;
%load/vec4 v00000000011488e0_0;
%load/vec4 v0000000001148f20_0;
%cmp/s;
%flag_or 5, 4;
%jmp/0xz T_8.29, 5;
%pushi/vec4 1, 0, 1;
%store/vec4 v00000000011499c0_0, 0, 1;
%jmp T_8.30;
T_8.29 ;
%pushi/vec4 0, 0, 1;
%store/vec4 v00000000011499c0_0, 0, 1;
T_8.30 ;
%jmp T_8.24;
T_8.16 ;
%load/vec4 v0000000001148f20_0;
%load/vec4 v00000000011488e0_0;
%cmp/s;
%jmp/0xz T_8.31, 5;
%pushi/vec4 1, 0, 1;
%store/vec4 v00000000011499c0_0, 0, 1;
%jmp T_8.32;
T_8.31 ;
%pushi/vec4 0, 0, 1;
%store/vec4 v00000000011499c0_0, 0, 1;
T_8.32 ;
%jmp T_8.24;
T_8.17 ;
%load/vec4 v0000000001148f20_0;
%load/vec4 v00000000011488e0_0;
%cmp/s;
%flag_or 5, 4;
%jmp/0xz T_8.33, 5;
%pushi/vec4 1, 0, 1;
%store/vec4 v00000000011499c0_0, 0, 1;
%jmp T_8.34;
T_8.33 ;
%pushi/vec4 0, 0, 1;
%store/vec4 v00000000011499c0_0, 0, 1;
T_8.34 ;
%jmp T_8.24;
T_8.18 ;
%load/vec4 v00000000011488e0_0;
%load/vec4 v0000000001148f20_0;
%cmp/ne;
%jmp/0xz T_8.35, 4;
%pushi/vec4 1, 0, 1;
%store/vec4 v00000000011499c0_0, 0, 1;
%jmp T_8.36;
T_8.35 ;
%pushi/vec4 0, 0, 1;
%store/vec4 v00000000011499c0_0, 0, 1;
T_8.36 ;
%jmp T_8.24;
T_8.19 ;
%load/vec4 v00000000011488e0_0;
%store/vec4 v0000000001149880_0, 0, 32;
%jmp T_8.24;
T_8.20 ;
%load/vec4 v00000000011488e0_0;
%load/vec4 v0000000001148f20_0;
%cmp/s;
%jmp/0xz T_8.37, 5;
%pushi/vec4 1, 0, 32;
%store/vec4 v0000000001149880_0, 0, 32;
T_8.37 ;
%jmp T_8.24;
T_8.21 ;
%load/vec4 v00000000011488e0_0;
%load/vec4 v0000000001148f20_0;
%cmp/u;
%jmp/0xz T_8.39, 5;
%pushi/vec4 1, 0, 32;
%store/vec4 v0000000001149880_0, 0, 32;
T_8.39 ;
%jmp T_8.24;
T_8.22 ;
%load/vec4 v00000000011488e0_0;
%load/vec4 v0000000001148f20_0;
%mul;
%store/vec4 v0000000001149880_0, 0, 32;
%jmp T_8.24;
T_8.23 ;
%load/vec4 v00000000011488e0_0;
%load/vec4 v0000000001148f20_0;
%div;
%store/vec4 v0000000001149880_0, 0, 32;
%jmp T_8.24;
T_8.24 ;
%pop/vec4 1;
%jmp T_8;
.thread T_8, $push;
.scope S_000000000114b710;
T_9 ;
%pushi/vec4 3217031168, 0, 32;
%store/vec4 v00000000011a3cb0_0, 0, 32;
%end;
.thread T_9, $init;
.scope S_000000000114b710;
T_10 ;
Ewait_2 .event/or E_00000000010e70c0, E_0x0;
%wait Ewait_2;
%load/vec4 v00000000011a3210_0;
%store/vec4 v00000000011a3710_0, 0, 32;
%load/vec4 v00000000011a3fd0_0;
%store/vec4 v000000000114a320_0, 0, 32;
%load/vec4 v00000000011a3170_0;
%store/vec4 v00000000011485c0_0, 0, 1;
%load/vec4 v00000000011a4930_0;
%store/vec4 v000000000114a3c0_0, 0, 1;
%load/vec4 v00000000011a41b0_0;
%store/vec4 v0000000001148700_0, 0, 32;
%jmp T_10;
.thread T_10, $push;
.scope S_000000000114b710;
T_11 ;
Ewait_3 .event/or E_00000000010e6e00, E_0x0;
%wait Ewait_3;
%load/vec4 v00000000011a35d0_0;
%dup/vec4;
%pushi/vec4 0, 0, 2;
%cmp/u;
%jmp/1 T_11.0, 6;
%dup/vec4;
%pushi/vec4 1, 0, 2;
%cmp/u;
%jmp/1 T_11.1, 6;
%dup/vec4;
%pushi/vec4 2, 0, 2;
%cmp/u;
%jmp/1 T_11.2, 6;
%jmp T_11.3;
T_11.0 ;
%load/vec4 v00000000011a3850_0;
%parti/s 5, 16, 6;
%store/vec4 v00000000011a4110_0, 0, 5;
%jmp T_11.3;
T_11.1 ;
%load/vec4 v00000000011a3850_0;
%parti/s 5, 11, 5;
%store/vec4 v00000000011a4110_0, 0, 5;
%jmp T_11.3;
T_11.2 ;
%pushi/vec4 31, 0, 5;
%store/vec4 v00000000011a4110_0, 0, 5;
%jmp T_11.3;
T_11.3 ;
%pop/vec4 1;
%load/vec4 v00000000011a38f0_0;
%dup/vec4;
%pushi/vec4 0, 0, 2;
%cmp/u;
%jmp/1 T_11.4, 6;
%dup/vec4;
%pushi/vec4 1, 0, 2;
%cmp/u;
%jmp/1 T_11.5, 6;
%dup/vec4;
%pushi/vec4 2, 0, 2;
%cmp/u;
%jmp/1 T_11.6, 6;
%jmp T_11.7;
T_11.4 ;
%load/vec4 v00000000011a3fd0_0;
%store/vec4 v00000000011a42f0_0, 0, 32;
%jmp T_11.7;
T_11.5 ;
%load/vec4 v000000000114a460_0;
%store/vec4 v00000000011a42f0_0, 0, 32;
%jmp T_11.7;
T_11.6 ;
%load/vec4 v00000000011a3cb0_0;
%addi 8, 0, 32;
%store/vec4 v00000000011a42f0_0, 0, 32;
%jmp T_11.7;
T_11.7 ;
%pop/vec4 1;
%load/vec4 v00000000011a2bd0_0;
%dup/vec4;
%pushi/vec4 1, 0, 1;
%cmp/u;
%jmp/1 T_11.8, 6;
%dup/vec4;
%pushi/vec4 0, 0, 1;
%cmp/u;
%jmp/1 T_11.9, 6;
%jmp T_11.10;
T_11.8 ;
%load/vec4 v00000000011a3850_0;
%parti/s 1, 15, 5;
%replicate 16;
%load/vec4 v00000000011a3850_0;
%parti/s 16, 0, 2;
%concat/vec4; draw_concat_vec4
%store/vec4 v0000000001079b90_0, 0, 32;
%jmp T_11.10;
T_11.9 ;
%load/vec4 v00000000011a41b0_0;
%store/vec4 v0000000001079b90_0, 0, 32;
%jmp T_11.10;
T_11.10 ;
%pop/vec4 1;
%jmp T_11;
.thread T_11, $push;
.scope S_000000000114b580;
T_12 ;
%vpi_call/w 3 36 "$dumpfile", "mips_cpu_harvard.vcd" {0 0 0};
%vpi_call/w 3 37 "$dumpvars", 32'sb00000000000000000000000000000000, S_000000000114b580 {0 0 0};
%pushi/vec4 0, 0, 1;
%store/vec4 v00000000011a5b80_0, 0, 1;
%pushi/vec4 100, 0, 32;
T_12.0 %dup/vec4;
%pushi/vec4 0, 0, 32;
%cmp/s;
%jmp/1xz T_12.1, 5;
%jmp/1 T_12.1, 4;
%pushi/vec4 1, 0, 32;
%sub;
%delay 10, 0;
%load/vec4 v00000000011a5b80_0;
%nor/r;
%store/vec4 v00000000011a5b80_0, 0, 1;
%delay 10, 0;
%load/vec4 v00000000011a5b80_0;
%nor/r;
%store/vec4 v00000000011a5b80_0, 0, 1;
%jmp T_12.0;
T_12.1 ;
%pop/vec4 1;
%vpi_call/w 3 47 "$fatal", 32'sb00000000000000000000000000000010, "Simulation did not finish within %d cycles.", P_00000000010d3408 {0 0 0};
%end;
.thread T_12;
.scope S_000000000114b580;
T_13 ;
%vpi_call/w 3 51 "$display", "Initial Reset 0" {0 0 0};
%pushi/vec4 0, 0, 1;
%assign/vec4 v00000000011a5ea0_0, 0;
%vpi_call/w 3 55 "$display", "Initial Reset 1" {0 0 0};
%wait E_00000000010e03c0;
%pushi/vec4 1, 0, 1;
%assign/vec4 v00000000011a5ea0_0, 0;
%vpi_call/w 3 59 "$display", "Initial Reset 0: Start Program" {0 0 0};
%wait E_00000000010e03c0;
%pushi/vec4 0, 0, 1;
%assign/vec4 v00000000011a5ea0_0, 0;
%wait E_00000000010e03c0;
%load/vec4 v00000000011a5180_0;
%pad/u 32;
%cmpi/e 1, 0, 32;
%jmp/0xz T_13.0, 4;
%jmp T_13.1;
T_13.0 ;
%vpi_call/w 3 65 "$display", "TB: CPU did not set active=1 after reset." {0 0 0};
T_13.1 ;
T_13.2 ;
%load/vec4 v00000000011a5180_0;
%flag_set/vec4 8;
%jmp/0xz T_13.3, 8;
%wait E_00000000010e03c0;
%vpi_call/w 3 71 "$display", "Reg File Write data: %d", v00000000011a42f0_0 {0 0 0};
%jmp T_13.2;
T_13.3 ;
%wait E_00000000010e03c0;
%vpi_call/w 3 74 "$display", "TB: CPU Halt; active=0" {0 0 0};
%vpi_call/w 3 75 "$display", "Output:" {0 0 0};
%vpi_call/w 3 76 "$display", "%d", v00000000011a5e00_0 {0 0 0};
%vpi_call/w 3 77 "$finish" {0 0 0};
%end;
.thread T_13;
# The file index is used to find the file name in the following table.
:file_names 10;
"N/A";
"<interactive>";
"-";
"testbench/mips_cpu_harvard_tb.v";
"rtl/mips_cpu_harvard.v";
"rtl/mips_cpu_alu.v";
"rtl/mips_cpu_control.v";
"rtl/mips_cpu_pc.v";
"rtl/mips_cpu_regfile.v";
"rtl/mips_cpu_memory.v";
Reference in a new issue View git blame Copy permalink