mirror of
https://github.com/supleed2/ELEC50010-IAC-CW.git
synced 2024-09-19 19:46:17 +00:00
35 lines
496 B
Verilog
35 lines
496 B
Verilog
module mips_cpu_cpc(
|
|
input logic clk,
|
|
input logic rst,
|
|
input logic[31:0] cpc_in,
|
|
output logic[31:0] cpc_out,
|
|
output logic active
|
|
);
|
|
|
|
reg[31:0] cpc_curr;
|
|
reg is_active;
|
|
|
|
initial begin
|
|
cpc_curr = 32'hBFC00000;
|
|
end // initial
|
|
|
|
always_comb begin
|
|
if (rst) begin
|
|
cpc_curr = 32'hBFC00000;
|
|
is_active = 1;
|
|
end else begin
|
|
cpc_curr = cpc_in;
|
|
end
|
|
|
|
if(cpc_in == 32'd0)begin
|
|
is_active = 0;
|
|
end
|
|
|
|
end
|
|
|
|
always_ff @(posedge clk) begin
|
|
cpc_out <= cpc_curr;
|
|
active <= is_active;
|
|
end
|
|
|
|
endmodule // pc
|