/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 16 16 264 208)
	(text "REGISTERS" (rect 5 0 51 10)(font "Tahoma" (font_size 6)))
	(text "inst" (rect 8 171 24 188)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "clk" (rect 0 0 16 19)(font "Intel Clear" (font_size 8)))
		(text "clk" (rect 21 27 37 46)(font "Intel Clear" (font_size 8)))
		(line (pt 0 32)(pt 16 32))
	)
	(port
		(pt 0 48)
		(input)
		(text "rst" (rect 0 0 15 19)(font "Intel Clear" (font_size 8)))
		(text "rst" (rect 21 43 36 62)(font "Intel Clear" (font_size 8)))
		(line (pt 0 48)(pt 16 48))
	)
	(port
		(pt 0 64)
		(input)
		(text "readreg1[4:0}" (rect 0 0 82 19)(font "Intel Clear" (font_size 8)))
		(text "readreg1[4:0}" (rect 21 59 103 78)(font "Intel Clear" (font_size 8)))
		(line (pt 0 64)(pt 16 64))
	)
	(port
		(pt 0 80)
		(input)
		(text "readreg2[4:0]" (rect 0 0 82 19)(font "Intel Clear" (font_size 8)))
		(text "readreg2[4:0]" (rect 21 75 103 94)(font "Intel Clear" (font_size 8)))
		(line (pt 0 80)(pt 16 80))
	)
	(port
		(pt 0 96)
		(input)
		(text "writereg[4:0]" (rect 0 0 76 19)(font "Intel Clear" (font_size 8)))
		(text "writereg[4:0]" (rect 21 91 97 110)(font "Intel Clear" (font_size 8)))
		(line (pt 0 96)(pt 16 96))
	)
	(port
		(pt 0 112)
		(input)
		(text "writedata[31:0]" (rect 0 0 93 19)(font "Intel Clear" (font_size 8)))
		(text "writedata[31:0]" (rect 21 107 114 126)(font "Intel Clear" (font_size 8)))
		(line (pt 0 112)(pt 16 112))
	)
	(port
		(pt 0 128)
		(input)
		(text "regwrite" (rect 0 0 48 19)(font "Intel Clear" (font_size 8)))
		(text "regwrite" (rect 21 123 69 142)(font "Intel Clear" (font_size 8)))
		(line (pt 0 128)(pt 16 128))
	)
	(port
		(pt 0 144)
		(input)
		(text "opcode[5:0]" (rect 0 0 71 19)(font "Intel Clear" (font_size 8)))
		(text "opcode[5:0]" (rect 21 139 92 158)(font "Intel Clear" (font_size 8)))
		(line (pt 0 144)(pt 16 144))
	)
	(port
		(pt 248 32)
		(output)
		(text "readdata1[31:0]" (rect 0 0 99 19)(font "Intel Clear" (font_size 8)))
		(text "readdata1[31:0]" (rect 128 27 227 46)(font "Intel Clear" (font_size 8)))
		(line (pt 248 32)(pt 232 32))
	)
	(port
		(pt 248 48)
		(output)
		(text "readdata2[31:0]" (rect 0 0 99 19)(font "Intel Clear" (font_size 8)))
		(text "readdata2[31:0]" (rect 128 43 227 62)(font "Intel Clear" (font_size 8)))
		(line (pt 248 48)(pt 232 48))
	)
	(port
		(pt 248 64)
		(output)
		(text "regv0" (rect 0 0 34 19)(font "Intel Clear" (font_size 8)))
		(text "regv0" (rect 193 59 227 78)(font "Intel Clear" (font_size 8)))
		(line (pt 248 64)(pt 232 64))
	)
	(drawing
		(rectangle (rect 16 16 232 176))
	)
)