Add missing end to if statement

This commit is contained in:
Aadi Desai 2020-12-16 13:54:01 -08:00
parent da0c9aba01
commit d17060b0a1

View file

@ -75,6 +75,7 @@ always_ff @(posedge clk) begin
data_memory[{address-32'h00001000}>>2][7:0] <= writedata[7:0]; data_memory[{address-32'h00001000}>>2][7:0] <= writedata[7:0];
end end
waitrequest <= 1'b0; // end with setting waitrequest low waitrequest <= 1'b0; // end with setting waitrequest low
end
end else begin end else begin
waitrequest <= 1'bx; waitrequest <= 1'bx;
readdata <= 32'hxxxxxxxx; readdata <= 32'hxxxxxxxx;