diff --git a/rtl/mips_cpu_harvard.v b/rtl/mips_cpu_harvard.v
index 9442239..753b26c 100644
--- a/rtl/mips_cpu_harvard.v
+++ b/rtl/mips_cpu_harvard.v
@@ -18,4 +18,79 @@ module mips_cpu_harvard(
     output logic data_read,
     output logic[31:0] data_writedata,
     input logic[31:0] data_readdata
-);
\ No newline at end of file
+);
+
+//Control Flags
+logic Jump, Branch, MemtoReg, ALUSrc, ALUZero, RegWrite;
+logic[5:0] ALUOp = instr_readdata[31:26];
+logic[999999999999999999999999999999999999999999999999999999999999999999:0] ALUFlags;
+
+//PC wires
+logic[31:0] pc_curr;
+logic[31:0] pc_next = Jump ? Jump_addr : PCSrc ? {pc_curr+4+{{14{instr_readdata[15]}}, instr_readdata[15:0], 2'b00}} : {pc_curr+4};
+logic[31:0] Jump_addr = {{pc_curr+4}[31:28], instr_readdata[25:0], 2'b00};
+logic PCSrc = Branch && ALUZero;
+
+//Instruction MEM
+assign instr_address = pc_curr;
+
+//deconstruction of instruction :)
+logic[5:0] opcode = instr_readdata[31:26];
+logic[4:0] rs = instr_readdata[25:21];
+logic[4:0] rt = instr_readdata[20:16];
+logic[4:0] rd = RegDst ? instr_readdata[15:11] : instr_readdata[20:16];
+logic[15:0] immediate = instr_readdata[15:0];
+
+//ALU Data
+logic[31:0] alu_in1 = read_data1;
+logic[31:0] alu_in2 = ALUSrc ? {{16{in[15]}},immediate} : read_data2;
+logic[31:0] ALUOut;
+
+//Data MEM
+assign data_address = ALUOut; //address to be written to comes from ALU
+assign data_writedata = read_data2; //data to be written comes from reg read bus 2
+
+//Writeback logic
+logic[31:0] writeback = MemtoReg ? data_readdata : ALUOut;
+
+pc pc(
+.clk(clk),
+.pc_in(pc_next),
+.pc_out(pc_curr)
+);
+
+control control( //control flags block
+.opcode(opcode), //opcode to be decoded
+.jump(Jump), //jump flag: 0 - increment or branch, 1 - J-type jump
+.branch(Branch), //branch flag: 0 - increment, 1 - branch if ALU.Zero == 1
+.memread(data_read), //tells data memory to read out data at dMEM[ALUout]
+.memtoreg(MemtoReg), //0: writeback = ALUout, 1: writeback = data_readdata
+.memwrite(data_write), //tells data memory to store data_writedata at data_writeaddress
+.alusrc(ALUSrc), //0: ALUin2 = read_data2, 1: ALUin2 = signextended(instr_readdata[15:0])
+.regwrite(RegWrite) //tells register file to write writeback to rd
+);
+
+regfile regfile(
+.readreg1(rs),
+.readreg2(rt),
+.writereg(rd),
+.writedata(writeback),
+.regwrite(RegWrite),
+.readdata1(read_data1),
+.readdata2(read_data2)
+);
+
+alucontrol alucontrol(
+.ALUOp(ALUOp), //opcode of instruction
+.funct(immediate[5:0]), //funct of instruction
+.aluflags(ALUFlags) //ALU Control flags
+);
+
+alu alu(
+.aluflags(ALUFlags), //selects the operation carried out by the ALU
+.in1(alu_in1), //operand 1
+.in2(alu_in2), //operand 2
+.zero(ALUZero), //is the result zero, used for checks
+.out(ALUOut) //output/result of operation
+);
+endmodule : mips_cpu_harvard
\ No newline at end of file