Minor sytax corrections

This commit is contained in:
Ibrahim 2020-12-02 13:35:00 +00:00
parent bd9ae64dc2
commit 56dfe9e1e8

View file

@ -9,7 +9,7 @@ module mips_cpu_alu(
output logic[31:0] ALUOut, // The ouput of the ALU output logic[31:0] ALUOut, // The ouput of the ALU
input logic[15:0] immediate; input logic[15:0] immediate,
input logic[4:0] shamt input logic[4:0] shamt
@ -132,11 +132,11 @@ module mips_cpu_alu(
end end
BEQ: begin BEQ: begin
if A = B begin if A == B begin
ALUOut = 0; ALUOut = 0;
end end
else begin else begin
ALUOut; ALUOut = ALUOut;
end end
end end
@ -146,7 +146,7 @@ module mips_cpu_alu(
ALUOut = 0; ALUOut = 0;
end end
else begin else begin
ALUOut; ALUOut = ALUOut;
end end
end end
@ -155,7 +155,7 @@ module mips_cpu_alu(
ALUOut = 0; ALUOut = 0;
end end
else begin else begin
ALUOut; ALUOut = ALUOut;
end end
end end
@ -164,7 +164,7 @@ module mips_cpu_alu(
ALUOut = 0; ALUOut = 0;
end end
else begin else begin
AlUOut; ALUOut = ALUOut;
end end
end end
@ -174,7 +174,7 @@ module mips_cpu_alu(
ALUOut = 0; ALUOut = 0;
end end
else begin else begin
AlUOut; ALUOut = ALUOut;
end end
end end
@ -183,24 +183,24 @@ module mips_cpu_alu(
ALUOut = 0; ALUOut = 0;
end end
else begin else begin
AlUOut; ALUOut = ALUOut;
end end
end end
LB: begin LB: begin
ALUOut = A + SignExtend ALUOut = A + SignExtend;
end end
LBU: begin LBU: begin
ALUOut = A + ZeroExtend ALUOut = A + ZeroExtend;
end end
LH: begin LH: begin
ALUOut = A + SignExtend ALUOut = A + SignExtend;
end end
LHU: begin LHU: begin
ALUOut = A + ZeroExtend ALUOut = A + ZeroExtend;
end end
LUI: begin LUI: begin
@ -208,11 +208,11 @@ module mips_cpu_alu(
end end
SB: begin SB: begin
ALUOut = A + SignExtend ALUOut = A + SignExtend;
end end
SH: begin SH: begin
ALUOut = A + SignExtend ALUOut = A + SignExtend;
end end
SLT: begin SLT: begin
@ -232,7 +232,7 @@ module mips_cpu_alu(
end end
SW: begin SW: begin
ALUOut = A + SignExtend ALUOut = A + SignExtend;
end end