supleed2/ELEC50010-IAC-CW
1
0
Fork 0
mirror of https://github.com/supleed2/ELEC50010-IAC-CW.git synced 2024-09-20 03:56:18 +00:00
Code Issues Packages Projects Releases Wiki Activity

Merge branch 'jl7719' of https://github.com/supleed2/AM04_CPU into jl7719

Browse source 
merge
This commit is contained in:
jl7719 2020-12-15 15:20:43 +00:00
parent fc5c8a17f5 44b6b7200f
commit 01a3b9a973
1 changed files with 40 additions and 36 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

74
reference/reference.txt
View file

@ -32,17 +32,18 @@ register_v0 = 8
==AND Bitwise and== ==AND Bitwise and==
ORI $5,$0,0xCCCC
LUI $5,0xCCCC LUI $5,0xCCCC
ORI $4,$0,0xAAAA ORI $5,$0,0xCCCC
LUI $4,0xAAAA LUI $4,0xAAAA
ORI $4,$0,0xAAAA
AND $2,$4,$5 AND $2,$4,$5
JR $0 JR $0
3405cccc
3c05cccc 3c05cccc
3404aaaa 3405cccc
3c04aaaa 3c04aaaa
3404aaaa
00851024 00851024
00000008 00000008
@ -50,13 +51,13 @@ register_v0 = 0x88888888
==ANDI Bitwise and immediate== ==ANDI Bitwise and immediate==
ORI $4,$0,0xAAAA
LUI $4,0xAAAA LUI $4,0xAAAA
ORI $4,$0,0xAAAA
ANDI $2,$4,0xCCCC ANDI $2,$4,0xCCCC
JR $0 JR $0
3404aaaa
3c04aaaa 3c04aaaa
3404aaaa
3082cccc 3082cccc
00000008 00000008
@ -272,26 +273,26 @@ register_v0 = 0x40000000
==J Jump== ==J Jump==
J 12 J 4
NOP NOP
JR $0 JR $0
NOP NOP
ORI $2,$0,1 ORI $2,$0,1
JR $0 JR $0
0800000C 08000004
00000000 00000000
00000008 00000008
00000000 00000000
3402000A 34020001
00000008 00000008
register_v0 = 10 register_v0 = 1
==JALR Jump and link register== ==JALR Jump and link register==
ORI $5,$0,0x001C
LUI $5,0xBFC0 LUI $5,0xBFC0
ORI $5,$0,0x001C
JALR $4,$5 JALR $4,$5
NOP NOP
ADDIU $2,$2,1 ADDIU $2,$2,1
@ -300,8 +301,8 @@ NOP
ORI $2,$0,1 ORI $2,$0,1
JR $4 JR $4
3405001C
3C05BCF0 3C05BCF0
3405001C
00A02009 00A02009
00000000 00000000
24420001 24420001
@ -340,18 +341,18 @@ JR $5
NOP NOP
JR $0 JR $0
NOP NOP
ORI $2,$0,0x10 ORI $2,$0,1
JR $0 JR $0
3C05BFC0 3C05BFC0
34A50014 34050014
00A00008 00A00008
00000000 00000000
00000008 00000008
34020010 34020001
00000008 00000008
register_v0 = 16 register_v0 = 1
==LB Load byte== ==LB Load byte==
@ -495,15 +496,15 @@ register_v0 = 0x12345678
==LWR Load word right== ==LWR Load word right==
ORI $4,$0,0x1002
LUI $2,0x1234 LUI $2,0x1234
ORI $4,$0,0x1002
LWR $2,2($4) LWR $2,2($4)
JR $0 JR $0
-Instruction Hex -Instruction Hex
34041002
3C021234 3C021234
34041002
98820002 98820002
00000008 00000008
@ -639,6 +640,8 @@ jr $0
34040002 34040002
34050003 34050003
00851004
00000008
register_v0 = 16 register_v0 = 16
@ -684,41 +687,42 @@ register_v0 = 0
==SRA Shift right arithmetic== ==SRA Shift right arithmetic==
ori $4,$0,-2147483647 ori $4,$0,2
sra $2,$4,$2 sra $2,$4,1
jr $0 jr $0
register 0 = -536870912 (first 3 bits high - rest low)
34040001 34040001
00041003 00041043
00000008 00000008
register_v0 = 1
==SRAV Shift right arithmetic== ==SRAV Shift right arithmetic==
ori $4, $0, 4 ori $4,$0,2
ori $5,$0,0xF000 ori $5 $0,1
srav $2,$5,$4 srav $2,$5,$4
SRAv $v0 $a1 $a0
jr $0 jr $0
register 0 = -536870912 (first 3 bits high - rest low) 34040002
34050001
00851007
00000008
34040004 register_v0 = 1
3405F000
==SRL Shift right logical== ==SRL Shift right logical==
ori $4,$0,-2147483647 ori $4,$0,16
srl $2,$4,$2 srl $2,$4,2
jr $0 jr $0
register 0 = 536870912 (2^29) 34040010
00041082
34040001
00041002
00000008 00000008
register_v0 = 3
==SRLV Shift right logical variable== ==SRLV Shift right logical variable==
ori $4,$0,2 ori $4,$0,2