mirror of
https://github.com/supleed2/ELEC50010-IAC-CW.git
synced 2024-11-14 03:35:47 +00:00
21 lines
602 B
Coq
21 lines
602 B
Coq
|
module mips_cpu_harvard(
|
||
|
|
/* Standard signals */
|
||
|
|
input logic clk,
|
||
|
|
input logic reset,
|
||
|
|
output logic active,
|
||
|
|
output logic [31:0] register_v0,
|
||
|
|
|
||
|
|
/* New clock enable. See below. */
|
||
|
|
input logic clk_enable,
|
||
|
|
|
||
|
|
/* Combinatorial read access to instructions */
|
||
|
|
output logic[31:0] instr_address,
|
||
|
|
input logic[31:0] instr_readdata,
|
||
|
|
|
||
|
|
/* Combinatorial read and single-cycle write access to instructions */
|
||
|
|
output logic[31:0] data_address,
|
||
|
|
output logic data_write,
|
||
|
|
output logic data_read,
|
||
|
|
output logic[31:0] data_writedata,
|
||
|
|
input logic[31:0] data_readdata
|
||
|
|
);
|