mirror of
https://github.com/supleed2/ELEC40006-P1-CW.git
synced 2024-11-10 02:05:48 +00:00
45 lines
1.7 KiB
Plaintext
45 lines
1.7 KiB
Plaintext
/*
|
|
WARNING: Do NOT edit the input and output ports in this file in a text
|
|
editor if you plan to continue editing the block that represents it in
|
|
the Block Editor! File corruption is VERY likely to occur.
|
|
*/
|
|
/*
|
|
Copyright (C) 2019 Intel Corporation. All rights reserved.
|
|
Your use of Intel Corporation's design tools, logic functions
|
|
and other software and tools, and any partner logic
|
|
functions, and any output files from any of the foregoing
|
|
(including device programming or simulation files), and any
|
|
associated documentation or information are expressly subject
|
|
to the terms and conditions of the Intel Program License
|
|
Subscription Agreement, the Intel Quartus Prime License Agreement,
|
|
the Intel FPGA IP License Agreement, or other applicable license
|
|
agreement, including, without limitation, that your use is for
|
|
the sole purpose of programming logic devices manufactured by
|
|
Intel and sold by Intel or its authorized distributors. Please
|
|
refer to the applicable agreement for further details, at
|
|
https://fpgasoftware.intel.com/eula.
|
|
*/
|
|
(header "symbol" (version "1.2"))
|
|
(symbol
|
|
(rect 16 16 168 112)
|
|
(text "abs" (rect 5 0 26 19)(font "Intel Clear" (font_size 8)))
|
|
(text "inst" (rect 8 75 24 92)(font "Intel Clear" ))
|
|
(port
|
|
(pt 0 32)
|
|
(input)
|
|
(text "N[7..0]" (rect 0 0 40 19)(font "Intel Clear" (font_size 8)))
|
|
(text "N[7..0]" (rect 21 27 61 46)(font "Intel Clear" (font_size 8)))
|
|
(line (pt 0 32)(pt 16 32)(line_width 3))
|
|
)
|
|
(port
|
|
(pt 152 32)
|
|
(output)
|
|
(text "ABS[7..0]" (rect 0 0 55 19)(font "Intel Clear" (font_size 8)))
|
|
(text "ABS[7..0]" (rect 76 27 131 46)(font "Intel Clear" (font_size 8)))
|
|
(line (pt 152 32)(pt 136 32)(line_width 3))
|
|
)
|
|
(drawing
|
|
(rectangle (rect 16 16 136 80))
|
|
)
|
|
)
|