mirror of
https://github.com/supleed2/ELEC40006-P1-CW.git
synced 2024-09-19 20:26:18 +00:00
82 lines
4.6 KiB
Verilog
82 lines
4.6 KiB
Verilog
module DECODE
|
|
(
|
|
input [15:0] instr,
|
|
input FETCH,
|
|
input EXEC1,
|
|
input EXEC2,
|
|
input COND_result,
|
|
output R0_count,
|
|
output R0_en,
|
|
output R1_en,
|
|
output R2_en,
|
|
output R3_en,
|
|
output R4_en,
|
|
output R5_en,
|
|
output R6_en,
|
|
output R7_en,
|
|
output [2:0] s1,
|
|
output [2:0] s2,
|
|
output [2:0] s3,
|
|
output s4,
|
|
output RAMd_wren,
|
|
output RAMd_en,
|
|
output RAMi_en,
|
|
output ALU_en,
|
|
output E2,
|
|
output stack_en,
|
|
output stack_rst,
|
|
output stack_rw
|
|
);
|
|
|
|
wire msb = instr[15]; //MSB of the instruction word
|
|
wire ls = instr[14]; //LOAD or STORE bit
|
|
wire [2:0] Rls = instr[13:11]; //Register in the LOAD/STORE operation
|
|
wire [10:0] addr = instr[10:0]; //Memory address in the LOAD/STORE operation
|
|
wire [5:0] op = instr[14:9]; //Opcode in regular instructions
|
|
wire [2:0] Rd = instr[8:6]; //Destination register in command
|
|
wire [2:0] Rs1 = instr[5:3]; //Source register 1 in command
|
|
wire [2:0] Rs2 = instr[2:0]; //Source register 2 in command
|
|
|
|
//Different opcodes (refer to documentation):
|
|
wire LOAD = msb & ~ls;
|
|
wire STORE = msb & ls;
|
|
wire UJMP = ~msb & ~op[5] & ~op[4] & ~op[3] & ~op[2];
|
|
wire JMP = ~msb & ((~op[5] & ~op[4] & ~op[3] & op[2]) | (~op[5] & ~op[4] & op[3] & ~op[2]));
|
|
wire MUL = ~msb & ~op[5] & op[4] & op[3] & op[2] & ~op[1] & ~op[0];
|
|
wire MLA = ~msb & ~op[5] & op[4] & op[3] & op[2] & ~op[1] & op[0];
|
|
wire MLS = ~msb & ~op[5] & op[4] & op[3] & op[2] & op[1] & ~op[0];
|
|
wire PSH = ~msb & op[5] & ~op[4] & op[3] & ~op[2] & ~op[1] & ~op[0];
|
|
wire POP = ~msb & op[5] & ~op[4] & op[3] & ~op[2] & ~op[1] & op[0];
|
|
wire NOP = ~msb & op[5] & op[4] & op[3] & op[2] & op[1] & ~op[0];
|
|
wire STP = ~msb & op[5] & op[4] & op[3] & op[2] & op[1] & op[0];
|
|
|
|
assign R0_count = EXEC1 & (~(UJMP | (JMP & COND_result) | STP));
|
|
assign R0_en = (EXEC1 & (~(STORE | NOP | STP | LOAD | PSH) & ~Rd[2] & ~Rd[1] & ~Rd[0] | UJMP | JMP & COND_result)) | (EXEC2 & LOAD & ~Rls[2] & ~Rls[1] & ~Rls[0]) | (EXEC2 & (MUL | MLA | MLS | POP) & ~Rd[2] & ~Rd[1] & ~Rd[0]);
|
|
assign R1_en = (EXEC1 & ~(UJMP | JMP | STORE | LOAD | MUL | MLA | MLS | NOP | STP | POP | PSH) & ~Rd[2] & ~Rd[1] & Rd[0]) | (EXEC2 & LOAD & ~Rls[2] & ~Rls[1] & Rls[0]) | (EXEC2 & (MUL | MLA | MLS | POP) & ~Rd[2] & ~Rd[1] & Rd[0]);
|
|
assign R2_en = (EXEC1 & ~(UJMP | JMP | STORE | LOAD | MUL | MLA | MLS | NOP | STP | POP | PSH) & ~Rd[2] & Rd[1] & ~Rd[0]) | (EXEC2 & LOAD & ~Rls[2] & Rls[1] & ~Rls[0]) | (EXEC2 & (MUL | MLA | MLS | POP) & ~Rd[2] & Rd[1] & ~Rd[0]);
|
|
assign R3_en = (EXEC1 & ~(UJMP | JMP | STORE | LOAD | MUL | MLA | MLS | NOP | STP | POP | PSH) & ~Rd[2] & Rd[1] & Rd[0]) | (EXEC2 & LOAD & ~Rls[2] & Rls[1] & Rls[0]) | (EXEC2 & (MUL | MLA | MLS | POP) & ~Rd[2] & Rd[1] & Rd[0]);
|
|
assign R4_en = (EXEC1 & ~(UJMP | JMP | STORE | LOAD | MUL | MLA | MLS | NOP | STP | POP | PSH) & Rd[2] & ~Rd[1] & ~Rd[0]) | (EXEC2 & LOAD & Rls[2] & ~Rls[1] & ~Rls[0]) | (EXEC2 & (MUL | MLA | MLS | POP) & Rd[2] & ~Rd[1] & ~Rd[0]);
|
|
assign R5_en = (EXEC1 & ~(UJMP | JMP | STORE | LOAD | MUL | MLA | MLS | NOP | STP | POP | PSH) & Rd[2] & ~Rd[1] & Rd[0]) | (EXEC2 & LOAD & Rls[2] & ~Rls[1] & Rls[0]) | (EXEC2 & (MUL | MLA | MLS | POP) & Rd[2] & ~Rd[1] & Rd[0]);
|
|
assign R6_en = (EXEC1 & ~(UJMP | JMP | STORE | LOAD | MUL | MLA | MLS | NOP | STP | POP | PSH) & Rd[2] & Rd[1] & ~Rd[0]) | (EXEC2 & LOAD & Rls[2] & Rls[1] & ~Rls[0]) | (EXEC2 & (MUL | MLA | MLS | POP) & Rd[2] & Rd[1] & ~Rd[0]);
|
|
assign R7_en = (EXEC1 & ~(UJMP | JMP | STORE | LOAD | MUL | MLA | MLS | NOP | STP | POP | PSH) & Rd[2] & Rd[1] & Rd[0]) | (EXEC2 & LOAD & Rls[2] & Rls[1] & Rls[0]) | (EXEC2 & (MUL | MLA | MLS | POP) & Rd[2] & Rd[1] & Rd[0]);
|
|
assign s1[2] = (~(UJMP | STORE | LOAD | NOP | STP | PSH | POP) & Rs1[2]) | (STORE & Rls[2]) | (PSH & Rs1[2]);
|
|
assign s1[1] = (~(UJMP | STORE | LOAD | NOP | STP | PSH | POP) & Rs1[1]) | (STORE & Rls[1]) | (PSH & Rs1[1]);
|
|
assign s1[0] = (~(UJMP | STORE | LOAD | NOP | STP | PSH | POP) & Rs1[0]) | (STORE & Rls[0]) | (PSH & Rs1[0]);
|
|
assign s2[2] = (~(UJMP | STORE | LOAD | NOP | STP | PSH | POP) & Rs2[2]);
|
|
assign s2[1] = (~(UJMP | STORE | LOAD | NOP | STP | PSH | POP) & Rs2[1]);
|
|
assign s2[0] = (~(UJMP | STORE | LOAD | NOP | STP | PSH | POP) & Rs2[0]);
|
|
assign s3[2] = (~(STORE | LOAD | NOP | STP | PSH | POP) & Rd[2]);
|
|
assign s3[1] = (~(STORE | LOAD | NOP | STP | PSH | POP) & Rd[1]);
|
|
assign s3[0] = (~(STORE | LOAD | NOP | STP | PSH | POP) & Rd[0]);
|
|
assign s4 = ~LOAD;
|
|
assign RAMd_wren = EXEC1 & STORE;
|
|
assign RAMd_en = EXEC1 & (STORE | LOAD);
|
|
assign RAMi_en = FETCH;
|
|
assign ALU_en = LOAD | STORE;
|
|
assign E2 = EXEC1 & (LOAD | MUL | MLA | MLS | POP);
|
|
assign stack_en = (EXEC1 & PSH) | ((EXEC1 | EXEC2) & POP);
|
|
assign stack_rst = STP;
|
|
assign stack_rw = EXEC1 & PSH;
|
|
|
|
endmodule
|
|
|