mirror of
https://github.com/supleed2/ELEC40006-P1-CW.git
synced 2024-09-19 20:26:18 +00:00
114 lines
3.4 KiB
Plaintext
114 lines
3.4 KiB
Plaintext
/*
|
|
WARNING: Do NOT edit the input and output ports in this file in a text
|
|
editor if you plan to continue editing the block that represents it in
|
|
the Block Editor! File corruption is VERY likely to occur.
|
|
*/
|
|
/*
|
|
Copyright (C) 2018 Intel Corporation. All rights reserved.
|
|
Your use of Intel Corporation's design tools, logic functions
|
|
and other software and tools, and its AMPP partner logic
|
|
functions, and any output files from any of the foregoing
|
|
(including device programming or simulation files), and any
|
|
associated documentation or information are expressly subject
|
|
to the terms and conditions of the Intel Program License
|
|
Subscription Agreement, the Intel Quartus Prime License Agreement,
|
|
the Intel FPGA IP License Agreement, or other applicable license
|
|
agreement, including, without limitation, that your use is for
|
|
the sole purpose of programming logic devices manufactured by
|
|
Intel and sold by Intel or its authorized distributors. Please
|
|
refer to the applicable agreement for further details.
|
|
*/
|
|
(header "symbol" (version "1.1"))
|
|
(symbol
|
|
(rect 16 16 224 192)
|
|
(text "alu" (rect 5 0 15 12)(font "Arial" ))
|
|
(text "inst" (rect 8 160 20 172)(font "Arial" ))
|
|
(port
|
|
(pt 0 32)
|
|
(input)
|
|
(text "enable" (rect 0 0 24 12)(font "Arial" ))
|
|
(text "enable" (rect 21 27 45 39)(font "Arial" ))
|
|
(line (pt 0 32)(pt 16 32)(line_width 1))
|
|
)
|
|
(port
|
|
(pt 0 48)
|
|
(input)
|
|
(text "Rs1[15..0]" (rect 0 0 40 12)(font "Arial" ))
|
|
(text "Rs1[15..0]" (rect 21 43 61 55)(font "Arial" ))
|
|
(line (pt 0 48)(pt 16 48)(line_width 3))
|
|
)
|
|
(port
|
|
(pt 0 64)
|
|
(input)
|
|
(text "Rs2[15..0]" (rect 0 0 41 12)(font "Arial" ))
|
|
(text "Rs2[15..0]" (rect 21 59 62 71)(font "Arial" ))
|
|
(line (pt 0 64)(pt 16 64)(line_width 3))
|
|
)
|
|
(port
|
|
(pt 0 80)
|
|
(input)
|
|
(text "Rd[15..0]" (rect 0 0 36 12)(font "Arial" ))
|
|
(text "Rd[15..0]" (rect 21 75 57 87)(font "Arial" ))
|
|
(line (pt 0 80)(pt 16 80)(line_width 3))
|
|
)
|
|
(port
|
|
(pt 0 96)
|
|
(input)
|
|
(text "opcode[5..0]" (rect 0 0 48 12)(font "Arial" ))
|
|
(text "opcode[5..0]" (rect 21 91 69 103)(font "Arial" ))
|
|
(line (pt 0 96)(pt 16 96)(line_width 3))
|
|
)
|
|
(port
|
|
(pt 0 112)
|
|
(input)
|
|
(text "mulresult[31..0]" (rect 0 0 59 12)(font "Arial" ))
|
|
(text "mulresult[31..0]" (rect 21 107 80 119)(font "Arial" ))
|
|
(line (pt 0 112)(pt 16 112)(line_width 3))
|
|
)
|
|
(port
|
|
(pt 0 128)
|
|
(input)
|
|
(text "exec2" (rect 0 0 23 12)(font "Arial" ))
|
|
(text "exec2" (rect 21 123 44 135)(font "Arial" ))
|
|
(line (pt 0 128)(pt 16 128)(line_width 1))
|
|
)
|
|
(port
|
|
(pt 208 32)
|
|
(output)
|
|
(text "mul1[15..0]" (rect 0 0 41 12)(font "Arial" ))
|
|
(text "mul1[15..0]" (rect 146 27 187 39)(font "Arial" ))
|
|
(line (pt 208 32)(pt 192 32)(line_width 3))
|
|
)
|
|
(port
|
|
(pt 208 48)
|
|
(output)
|
|
(text "mul2[15..0]" (rect 0 0 42 12)(font "Arial" ))
|
|
(text "mul2[15..0]" (rect 145 43 187 55)(font "Arial" ))
|
|
(line (pt 208 48)(pt 192 48)(line_width 3))
|
|
)
|
|
(port
|
|
(pt 208 64)
|
|
(output)
|
|
(text "Rout[15..0]" (rect 0 0 43 12)(font "Arial" ))
|
|
(text "Rout[15..0]" (rect 144 59 187 71)(font "Arial" ))
|
|
(line (pt 208 64)(pt 192 64)(line_width 3))
|
|
)
|
|
(port
|
|
(pt 208 80)
|
|
(output)
|
|
(text "jump" (rect 0 0 18 12)(font "Arial" ))
|
|
(text "jump" (rect 169 75 187 87)(font "Arial" ))
|
|
(line (pt 208 80)(pt 192 80)(line_width 1))
|
|
)
|
|
(port
|
|
(pt 208 96)
|
|
(output)
|
|
(text "carry" (rect 0 0 22 12)(font "Arial" ))
|
|
(text "carry" (rect 165 91 187 103)(font "Arial" ))
|
|
(line (pt 208 96)(pt 192 96)(line_width 1))
|
|
)
|
|
(drawing
|
|
(rectangle (rect 16 16 192 160)(line_width 1))
|
|
)
|
|
)
|