mirror of
https://github.com/supleed2/ELEC40006-P1-CW.git
synced 2024-09-19 20:26:18 +00:00
5 lines
174 B
Tcl
5 lines
174 B
Tcl
#This file must have the same name as your project
|
|
|
|
#Make input CLK a clock and set frequency to 100MHz (10ns period)
|
|
create_clock -name {CLK} -period 10.0 [get_ports {CLK}]
|