mirror of
https://github.com/supleed2/ELEC40006-P1-CW.git
synced 2024-11-10 02:05:48 +00:00
685f69a7cf
Changed the MUX blocks into Verilog just cuz they look neater and are probably more optimised in the end. Added the LIFO stack. Working on decoder logic.
65 lines
2.1 KiB
Plaintext
65 lines
2.1 KiB
Plaintext
/*
|
|
WARNING: Do NOT edit the input and output ports in this file in a text
|
|
editor if you plan to continue editing the block that represents it in
|
|
the Block Editor! File corruption is VERY likely to occur.
|
|
*/
|
|
/*
|
|
Copyright (C) 2018 Intel Corporation. All rights reserved.
|
|
Your use of Intel Corporation's design tools, logic functions
|
|
and other software and tools, and its AMPP partner logic
|
|
functions, and any output files from any of the foregoing
|
|
(including device programming or simulation files), and any
|
|
associated documentation or information are expressly subject
|
|
to the terms and conditions of the Intel Program License
|
|
Subscription Agreement, the Intel Quartus Prime License Agreement,
|
|
the Intel FPGA IP License Agreement, or other applicable license
|
|
agreement, including, without limitation, that your use is for
|
|
the sole purpose of programming logic devices manufactured by
|
|
Intel and sold by Intel or its authorized distributors. Please
|
|
refer to the applicable agreement for further details.
|
|
*/
|
|
(header "symbol" (version "1.1"))
|
|
(symbol
|
|
(rect 16 16 200 128)
|
|
(text "mux_3x16" (rect 5 0 46 12)(font "Arial" ))
|
|
(text "inst" (rect 8 96 20 108)(font "Arial" ))
|
|
(port
|
|
(pt 0 32)
|
|
(input)
|
|
(text "s[1..0]" (rect 0 0 23 12)(font "Arial" ))
|
|
(text "s[1..0]" (rect 21 27 44 39)(font "Arial" ))
|
|
(line (pt 0 32)(pt 16 32)(line_width 3))
|
|
)
|
|
(port
|
|
(pt 0 48)
|
|
(input)
|
|
(text "in0[15..0]" (rect 0 0 34 12)(font "Arial" ))
|
|
(text "in0[15..0]" (rect 21 43 55 55)(font "Arial" ))
|
|
(line (pt 0 48)(pt 16 48)(line_width 3))
|
|
)
|
|
(port
|
|
(pt 0 64)
|
|
(input)
|
|
(text "in1[15..0]" (rect 0 0 33 12)(font "Arial" ))
|
|
(text "in1[15..0]" (rect 21 59 54 71)(font "Arial" ))
|
|
(line (pt 0 64)(pt 16 64)(line_width 3))
|
|
)
|
|
(port
|
|
(pt 0 80)
|
|
(input)
|
|
(text "in2[15..0]" (rect 0 0 34 12)(font "Arial" ))
|
|
(text "in2[15..0]" (rect 21 75 55 87)(font "Arial" ))
|
|
(line (pt 0 80)(pt 16 80)(line_width 3))
|
|
)
|
|
(port
|
|
(pt 184 32)
|
|
(output)
|
|
(text "result[15..0]" (rect 0 0 44 12)(font "Arial" ))
|
|
(text "result[15..0]" (rect 119 27 163 39)(font "Arial" ))
|
|
(line (pt 184 32)(pt 168 32)(line_width 3))
|
|
)
|
|
(drawing
|
|
(rectangle (rect 16 16 168 96)(line_width 1))
|
|
)
|
|
)
|