mirror of
https://github.com/supleed2/ELEC40006-P1-CW.git
synced 2024-11-10 02:05:48 +00:00
88 lines
4.6 KiB
Verilog
88 lines
4.6 KiB
Verilog
module DECODE
|
|
(
|
|
input [15:0] instr,
|
|
input EXEC,
|
|
input COND_result,
|
|
output R0_count,
|
|
output R0_en,
|
|
output R1_en,
|
|
output R2_en,
|
|
output R3_en,
|
|
output R4_en,
|
|
output R5_en,
|
|
output R6_en,
|
|
output R7_en,
|
|
output [2:0] s1,
|
|
output [2:0] s2,
|
|
output [2:0] s3,
|
|
output s4,
|
|
output RAMd_wren,
|
|
output RAMd_en,
|
|
output RAMi_en
|
|
);
|
|
|
|
wire msb = instr[15]; //MSB of the instruction word
|
|
wire ls = instr[14]; //LOAD or STORE bit
|
|
wire [2:0] Rls = instr[13:11]; //Register in the LOAD/STORE operation
|
|
wire [10:0] addr = instr[10:0]; //Memory address in the LOAD/STORE operation
|
|
wire [5:0] op = instr[14:9]; //Opcode in regular instructions
|
|
wire [2:0] Rd = instr[8:6]; //Destination register in command
|
|
wire [2:0] Rs1 = instr[5:3]; //Source register 1 in command
|
|
wire [2:0] Rs2 = instr[2:0]; //Source register 2 in command
|
|
|
|
//Different opcodes (refer to documentation):
|
|
wire LOAD = msb & ~ls;
|
|
wire STORE = msb & ls;
|
|
wire UJMP = ~op[5] & ~op[4] & ~op[3] & ~op[2];
|
|
wire JMP = (~op[5] & ~op[4] & ~op[3] & op[2]) | (~op[5] & ~op[4] & op[3] & ~op[2]);
|
|
wire AND = ~op[5] & ~op[4] & op[3] & op[2] & ~op[1] & ~op[0];
|
|
wire OR = ~op[5] & ~op[4] & op[3] & op[2] & ~op[1] & op[0];
|
|
wire XOR = ~op[5] & ~op[4] & op[3] & op[2] & op[1] & ~op[0];
|
|
wire NOT = ~op[5] & ~op[4] & op[3] & op[2] & op[1] & op[0];
|
|
wire NND = ~op[5] & op[4] & ~op[3] & ~op[2] & ~op[1] & ~op[0];
|
|
wire NOR = ~op[5] & op[4] & ~op[3] & ~op[2] & ~op[1] & op[0];
|
|
wire XNR = ~op[5] & op[4] & ~op[3] & ~op[2] & op[1] & ~op[0];
|
|
wire MOV = ~op[5] & op[4] & ~op[3] & ~op[2] & op[1] & op[0];
|
|
wire ADD = ~op[5] & op[4] & ~op[3] & op[2] & ~op[1] & ~op[0];
|
|
wire ADC = ~op[5] & op[4] & ~op[3] & op[2] & ~op[1] & op[0];
|
|
wire ADO = ~op[5] & op[4] & ~op[3] & op[2] & op[1] & ~op[0];
|
|
wire SUB = ~op[5] & op[4] & op[3] & ~op[2] & ~op[1] & ~op[0];
|
|
wire SBC = ~op[5] & op[4] & op[3] & ~op[2] & ~op[1] & op[0];
|
|
wire SBO = ~op[5] & op[4] & op[3] & ~op[2] & op[1] & ~op[0];
|
|
wire MUL = ~op[5] & op[4] & op[3] & op[2] & ~op[1] & ~op[0];
|
|
wire MLA = ~op[5] & op[4] & op[3] & op[2] & ~op[1] & op[0];
|
|
wire MLS = ~op[5] & op[4] & op[3] & op[2] & op[1] & ~op[0];
|
|
wire MRT = ~op[5] & op[4] & op[3] & op[2] & op[1] & op[0];
|
|
wire LSL = op[5] & ~op[4] & ~op[3] & ~op[2] & ~op[1] & ~op[0];
|
|
wire LSR = op[5] & ~op[4] & ~op[3] & ~op[2] & ~op[1] & op[0];
|
|
wire ASR = op[5] & ~op[4] & ~op[3] & ~op[2] & op[1] & ~op[0];
|
|
wire ROR = op[5] & ~op[4] & ~op[3] & op[2] & ~op[1] & ~op[0];
|
|
wire RRC = op[5] & ~op[4] & ~op[3] & op[2] & ~op[1] & op[0];
|
|
wire NOP = op[5] & op[4] & op[3] & op[2] & op[1] & ~op[0];
|
|
wire STP = op[5] & op[4] & op[3] & op[2] & op[1] & op[0];
|
|
|
|
assign R0_count = EXEC & (~(UJMP | JMP | STP));
|
|
assign R0_en = EXEC & (~(STORE | NOP | STP) & ~Rd[2] & ~Rd[1] & ~Rd[0] | LOAD & ~Rls[2] & ~Rls[1] & ~Rls[0] | UJMP | JMP & COND_result);
|
|
assign R1_en = EXEC & (~(UJMP | JMP | STORE | LOAD | NOP | STP) & ~Rd[2] & ~Rd[1] & Rd[0] | LOAD & ~Rls[2] & ~Rls[1] & Rls[0]);
|
|
assign R2_en = EXEC & (~(UJMP | JMP | STORE | LOAD | NOP | STP) & ~Rd[2] & Rd[1] & ~Rd[0] | LOAD & ~Rls[2] & Rls[1] & ~Rls[0]);
|
|
assign R3_en = EXEC & (~(UJMP | JMP | STORE | LOAD | NOP | STP) & ~Rd[2] & Rd[1] & Rd[0] | LOAD & ~Rls[2] & Rls[1] & Rls[0]);
|
|
assign R4_en = EXEC & (~(UJMP | JMP | STORE | LOAD | NOP | STP) & Rd[2] & ~Rd[1] & ~Rd[0] | LOAD & Rls[2] & ~Rls[1] & ~Rls[0]);
|
|
assign R5_en = EXEC & (~(UJMP | JMP | STORE | LOAD | NOP | STP) & Rd[2] & ~Rd[1] & Rd[0] | LOAD & Rls[2] & ~Rls[1] & Rls[0]);
|
|
assign R6_en = EXEC & (~(UJMP | JMP | STORE | LOAD | NOP | STP) & Rd[2] & Rd[1] & ~Rd[0] | LOAD & Rls[2] & Rls[1] & ~Rls[0]);
|
|
assign R7_en = EXEC & (~(UJMP | JMP | STORE | LOAD | NOP | STP) & Rd[2] & Rd[1] & Rd[0] | LOAD & Rls[2] & Rls[1] & Rls[0]);
|
|
assign s1[2] = EXEC & ((~(UJMP | JMP | STORE | LOAD | NOP | STP) & Rs1[2]) | (STORE & Rls[2]));
|
|
assign s1[1] = EXEC & ((~(UJMP | JMP | STORE | LOAD | NOP | STP) & Rs1[1]) | (STORE & Rls[1]));
|
|
assign s1[0] = EXEC & ((~(UJMP | JMP | STORE | LOAD | NOP | STP) & Rs1[0]) | (STORE & Rls[0]));
|
|
assign s2[2] = EXEC & ((~(UJMP | JMP | STORE | LOAD | NOP | STP)) & Rs2[2]);
|
|
assign s2[1] = EXEC & ((~(UJMP | JMP | STORE | LOAD | NOP | STP)) & Rs2[1]);
|
|
assign s2[0] = EXEC & ((~(UJMP | JMP | STORE | LOAD | NOP | STP)) & Rs2[0]);
|
|
assign s3[2] = EXEC & ((~(UJMP | JMP | STORE | LOAD | NOP | STP)) & Rd[2]);
|
|
assign s3[1] = EXEC & ((~(UJMP | JMP | STORE | LOAD | NOP | STP)) & Rd[1]);
|
|
assign s3[0] = EXEC & ((~(UJMP | JMP | STORE | LOAD | NOP | STP)) & Rd[0]);
|
|
assign s4 = EXEC & ~(LOAD | STORE);
|
|
assign RAMd_wren = EXEC & STORE;
|
|
assign RAMd_en = EXEC & (STORE | LOAD);
|
|
assign RAMi_en = EXEC & ~STP;
|
|
|
|
endmodule
|
|
|