/* WARNING: Do NOT edit the input and output ports in this file in a text editor if you plan to continue editing the block that represents it in the Block Editor! File corruption is VERY likely to occur. */ /* Copyright (C) 2019 Intel Corporation. All rights reserved. Your use of Intel Corporation's design tools, logic functions and other software and tools, and any partner logic functions, and any output files from any of the foregoing (including device programming or simulation files), and any associated documentation or information are expressly subject to the terms and conditions of the Intel Program License Subscription Agreement, the Intel Quartus Prime License Agreement, the Intel FPGA IP License Agreement, or other applicable license agreement, including, without limitation, that your use is for the sole purpose of programming logic devices manufactured by Intel and sold by Intel or its authorized distributors. Please refer to the applicable agreement for further details, at https://fpgasoftware.intel.com/eula. */ (header "symbol" (version "1.1")) (symbol (rect 16 16 232 192) (text "alu" (rect 5 0 15 12)(font "Arial" )) (text "inst" (rect 8 160 20 172)(font "Arial" )) (port (pt 0 32) (input) (text "enable" (rect 0 0 24 12)(font "Arial" )) (text "enable" (rect 21 27 45 39)(font "Arial" )) (line (pt 0 32)(pt 16 32)(line_width 1)) ) (port (pt 0 48) (input) (text "Rs1[15..0]" (rect 0 0 40 12)(font "Arial" )) (text "Rs1[15..0]" (rect 21 43 61 55)(font "Arial" )) (line (pt 0 48)(pt 16 48)(line_width 3)) ) (port (pt 0 64) (input) (text "Rs2[15..0]" (rect 0 0 41 12)(font "Arial" )) (text "Rs2[15..0]" (rect 21 59 62 71)(font "Arial" )) (line (pt 0 64)(pt 16 64)(line_width 3)) ) (port (pt 0 80) (input) (text "Rd[15..0]" (rect 0 0 36 12)(font "Arial" )) (text "Rd[15..0]" (rect 21 75 57 87)(font "Arial" )) (line (pt 0 80)(pt 16 80)(line_width 3)) ) (port (pt 0 96) (input) (text "opcode[5..0]" (rect 0 0 48 12)(font "Arial" )) (text "opcode[5..0]" (rect 21 91 69 103)(font "Arial" )) (line (pt 0 96)(pt 16 96)(line_width 3)) ) (port (pt 0 112) (input) (text "mulresult[31..0]" (rect 0 0 59 12)(font "Arial" )) (text "mulresult[31..0]" (rect 21 107 80 119)(font "Arial" )) (line (pt 0 112)(pt 16 112)(line_width 3)) ) (port (pt 0 128) (input) (text "exec2" (rect 0 0 23 12)(font "Arial" )) (text "exec2" (rect 21 123 44 135)(font "Arial" )) (line (pt 0 128)(pt 16 128)(line_width 1)) ) (port (pt 0 144) (input) (text "stackout[15..0]" (rect 0 0 56 12)(font "Arial" )) (text "stackout[15..0]" (rect 21 139 77 151)(font "Arial" )) (line (pt 0 144)(pt 16 144)(line_width 3)) ) (port (pt 216 32) (output) (text "mul1[15..0]" (rect 0 0 41 12)(font "Arial" )) (text "mul1[15..0]" (rect 154 27 195 39)(font "Arial" )) (line (pt 216 32)(pt 200 32)(line_width 3)) ) (port (pt 216 48) (output) (text "mul2[15..0]" (rect 0 0 42 12)(font "Arial" )) (text "mul2[15..0]" (rect 153 43 195 55)(font "Arial" )) (line (pt 216 48)(pt 200 48)(line_width 3)) ) (port (pt 216 64) (output) (text "Rout[15..0]" (rect 0 0 43 12)(font "Arial" )) (text "Rout[15..0]" (rect 152 59 195 71)(font "Arial" )) (line (pt 216 64)(pt 200 64)(line_width 3)) ) (port (pt 216 80) (output) (text "jump" (rect 0 0 18 12)(font "Arial" )) (text "jump" (rect 177 75 195 87)(font "Arial" )) (line (pt 216 80)(pt 200 80)(line_width 1)) ) (port (pt 216 96) (output) (text "carry" (rect 0 0 22 12)(font "Arial" )) (text "carry" (rect 173 91 195 103)(font "Arial" )) (line (pt 216 96)(pt 200 96)(line_width 1)) ) (port (pt 216 112) (output) (text "jumpflags[7..0]" (rect 0 0 57 12)(font "Arial" )) (text "jumpflags[7..0]" (rect 138 107 195 119)(font "Arial" )) (line (pt 216 112)(pt 200 112)(line_width 3)) ) (drawing (rectangle (rect 16 16 200 160)(line_width 1)) ) )