ELEC40006-P1-CW/CPUProject.sdc.bak

5 lines
172 B
Plaintext
Raw Normal View History

2020-06-11 16:28:00 +00:00
#This file must have the same name as your project
#Make input CLK a clock and set frequency to 250MHz (4ns period)
create_clock -name {CLK} -period 4.0 [get_ports {CLK}]