supleed2/EIE4-FYP
1
0
Fork 0
mirror of https://github.com/supleed2/EIE4-FYP.git synced 2024-11-10 04:15:49 +00:00
Code Issues Packages Projects Releases Wiki Activity
81 commits 2 branches 0 tags 14 MiB
Commit graph

2 commits

Author SHA1 Message Date
Aadi Desai 52eb0bdaf7
Signal prefixes are removed by migen, so double 2023-03-03 17:05:53 +00:00
Aadi Desai e1b0d5c28c
Add testing SystemVerilog and LiteX Module 2023-02-26 19:40:56 +00:00