supleed2/EIE4-FYP
1
0
Fork 0
mirror of https://github.com/supleed2/EIE4-FYP.git synced 2024-09-19 21:36:17 +00:00
Code Issues Packages Projects Releases Wiki Activity

Add pulse output to can for frame received

Browse source
This commit is contained in:
Aadi Desai 2023-06-09 13:58:42 +01:00
parent 391c58c7c6
commit eb55b06779
No known key found for this signature in database
1 changed files with 6 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

6
rtl/can.sv
View file

@ -16,6 +16,7 @@ module can
, output var [ 7:0] o_data5
, output var [ 7:0] o_data6
, output var [ 7:0] o_data7
, output var o_pulse
);
logic rx;
@ -111,6 +112,11 @@ always_ff @(posedge i_clk)
if (!i_rst_n) data <= 64'd0; // Reset
else if (div_1m == 9'd1 && msg_valid) data <= b_data; // Update data if valid, at start of bit time
always_ff @(posedge i_clk)
if (!i_rst_n) o_pulse <= 1'b0; // Reset
else if (div_1m == 9'd1) o_pulse <= msg_valid; // Output pulse if message valid, at start of bit time
else o_pulse <= 1'b0; // Clear pulse after 1 cycle (48MHz)
// Output data as individual bytes
always_comb o_data0 = data[63:56];
always_comb o_data1 = data[55:48];