supleed2/EIE4-FYP
1
0
Fork 0
mirror of https://github.com/supleed2/EIE4-FYP.git synced 2024-12-22 22:25:50 +00:00
Code Issues Packages Projects Releases Wiki Activity

Clean up main.py

Browse source
This commit is contained in:
Aadi Desai 2023-06-07 22:49:25 +01:00
parent fd53e3c579
commit c9e9f9b483
No known key found for this signature in database
1 changed files with 28 additions and 32 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

60
make.py
View file

@ -5,9 +5,6 @@
# Copyright (c) Greg Davill <greg.davill@gmail.com> # Copyright (c) Greg Davill <greg.davill@gmail.com>
# SPDX-License-Identifier: BSD-2-Clause # SPDX-License-Identifier: BSD-2-Clause
import os
import sys
from migen import * from migen import *
from migen.genlib.misc import WaitTimer from migen.genlib.misc import WaitTimer
from migen.genlib.resetsync import AsyncResetSynchronizer from migen.genlib.resetsync import AsyncResetSynchronizer
@ -26,11 +23,6 @@ from litex.soc.cores.led import LedChaser
from litedram.modules import MT41K64M16, MT41K128M16, MT41K256M16, MT41K512M16 from litedram.modules import MT41K64M16, MT41K128M16, MT41K256M16, MT41K512M16
from litedram.phy import ECP5DDRPHY from litedram.phy import ECP5DDRPHY
from dacVolume import DacVolume
from testCAN import CanReceiver
from testRGB import TestRgb
from testSaw import TestSaw
# CRG --------------------------------------------------------------------------------------------- # CRG ---------------------------------------------------------------------------------------------
class _CRG(LiteXModule): class _CRG(LiteXModule):
@ -202,6 +194,7 @@ class BaseSoC(SoCCore):
# pads = platform.request_all("user_led"), # pads = platform.request_all("user_led"),
# sys_clk_freq = sys_clk_freq # sys_clk_freq = sys_clk_freq
# ) # )
from testRGB import TestRgb
self.leds = TestRgb( self.leds = TestRgb(
platform = platform, platform = platform,
pads = platform.request_all("user_led") pads = platform.request_all("user_led")
@ -235,52 +228,55 @@ class BaseSoC(SoCCore):
]) ])
# CAN Receiver Block ----------------------------------------------------------------------- # CAN Receiver Block -----------------------------------------------------------------------
from testCAN import CanReceiver
self.can = CanReceiver( self.can = CanReceiver(
platform = platform, platform = platform,
pads = platform.request("can") pads = platform.request("can")
) )
# DAC Control / Audio Blocks --------------------------------------------------------------- # DAC Control / Audio Blocks ---------------------------------------------------------------
from testSaw import TestSaw
self.audio = TestSaw( self.audio = TestSaw(
platform = platform, platform = platform,
pads = platform.request("dac_pcm") pads = platform.request("dac_pcm")
) )
# from dacVolume import DacVolume
# self.dac_vol = DacVolume( # self.dac_vol = DacVolume(
# platform = platform, # platform = platform,
# pads = platform.request("dac_ctrl") # pads = platform.request("dac_ctrl")
# ) # )
# Propagation Delay Test ------------------------------------------------------------------- # Propagation Delay Test -------------------------------------------------------------------
from testProp import TestProp # from testProp import TestProp
self.proptest = TestProp(platform = platform) # self.proptest = TestProp(platform = platform)
# LiteScope Analyzer ----------------------------------------------------------------------- # LiteScope Analyzer -----------------------------------------------------------------------
self.add_uartbone(name="debug_uart", baudrate=921600) self.add_uartbone(name="debug_uart", baudrate=921600)
from litescope import LiteScopeAnalyzer from litescope import LiteScopeAnalyzer
analyzer_signals = [ analyzer_signals = [
self.proptest.i_saw, # self.proptest.i_saw,
self.proptest.o_sin, # self.proptest.o_sin,
# self.can.can_rx, self.can.can_rx,
# self.can.can_tx, self.can.can_tx,
# # self.dac_vol.volume.re, # self.dac_vol.volume.re,
# # self.dac_vol.volume.storage, # self.dac_vol.volume.storage,
# # self.dac_vol.m_sel_n, # self.dac_vol.m_sel_n,
# # self.dac_vol.m_clock, # self.dac_vol.m_clock,
# # self.dac_vol.m_data, # self.dac_vol.m_data,
# self.audio.targ0.re, self.audio.targ0.re,
# # self.audio.targ0.storage, # self.audio.targ0.storage,
# self.audio.wave0.re, self.audio.wave0.re,
# # self.audio.wave0.storage, # self.audio.wave0.storage,
# self.audio.backpressure_48, self.audio.backpressure_48,
# # self.audio.sample_48, # self.audio.sample_48,
# self.audio.audioready_48, self.audio.audioready_48,
# self.audio.readrequest_36, self.audio.readrequest_36,
# # self.audio.sample_36, # self.audio.sample_36,
# self.audio.fifoempty_36, self.audio.fifoempty_36,
# self.audio.dac_lrck, self.audio.dac_lrck,
# self.audio.dac_bck, self.audio.dac_bck,
# self.audio.dac_data, self.audio.dac_data,
] ]
from math import ceil, floor from math import ceil, floor
analyzer_depth = floor(190_000 / ((ceil(sum([s.nbits for s in analyzer_signals]) / 16)) * 16)) analyzer_depth = floor(190_000 / ((ceil(sum([s.nbits for s in analyzer_signals]) / 16)) * 16))