supleed2/EIE4-FYP
1
0
Fork 0
mirror of https://github.com/supleed2/EIE4-FYP.git synced 2024-12-22 06:05:49 +00:00
Code Issues Packages Projects Releases Wiki Activity

Add interrupt output to can wrapper

Browse source
This commit is contained in:
Aadi Desai 2023-06-10 14:06:09 +01:00
parent 4c8687014e
commit be6ab940ff
No known key found for this signature in database
2 changed files with 10 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

1
make.py
View file

@ -233,6 +233,7 @@ class BaseSoC(SoCCore):
platform = platform,
pads = platform.request("can")
)
self.irq.add("can", use_loc_if_exists=True)
# DAC Control / Audio Blocks ---------------------------------------------------------------
from testWave import TestWave

9
testCAN.py
View file

@ -1,6 +1,7 @@
from migen import *
from litex.soc.interconnect.csr import *
from litex.soc.interconnect.csr_eventmanager import EventManager, EventSourcePulse
from litex.soc.integration.doc import ModuleDoc
# CAN Receiver Module ------------------------------------------------------------------------------
@ -27,11 +28,18 @@ class CanReceiver(Module, AutoCSR, ModuleDoc):
self.rcv_data5 = CSRStatus(size = 8, description = "Received message data byte 5")
self.rcv_data6 = CSRStatus(size = 8, description = "Received message data byte 6")
self.rcv_data7 = CSRStatus(size = 8, description = "Received message data byte 7")
self.rcv_pulse = Signal()
# Pin Connections
self.can_rx = Signal()
self.can_tx = Signal()
# Interrupts
self.submodules.ev = EventManager()
self.ev.frame = EventSourcePulse(description = "CAN frame received, sets pending bit")
self.ev.finalize()
self.comb += self.ev.frame.trigger.eq(self.rcv_pulse)
# # #
self.specials += Instance("can",
@ -50,6 +58,7 @@ class CanReceiver(Module, AutoCSR, ModuleDoc):
o_o_data5 = self.rcv_data5.status,
o_o_data6 = self.rcv_data6.status,
o_o_data7 = self.rcv_data7.status,
o_o_pulse = self.rcv_pulse,
)
self.comb += self.can_rx.eq(self.pads.rx)