supleed2/EIE4-FYP
1
0
Fork 0
mirror of https://github.com/supleed2/EIE4-FYP.git synced 2024-12-22 14:15:50 +00:00
Code Issues Packages Projects Releases Wiki Activity

Auto calc safe max depth for Litescope Analyzer

Browse source 
Avoids failed compilations and manually hunting for usable, valid depth
This commit is contained in:
Aadi Desai 2023-05-18 16:21:45 +01:00
parent c4469cd6f6
commit 8dbcd18269
No known key found for this signature in database
1 changed files with 9 additions and 6 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

15
make.py
View file

@ -242,21 +242,24 @@ class BaseSoC(SoCCore):
from litescope import LiteScopeAnalyzer
analyzer_signals = [
self.audio.targ0.re,
self.audio.targ0.storage,
# self.audio.backpressure_48,
# self.audio.targ0.storage,
self.audio.wave0.re,
# self.audio.wave0.storage,
self.audio.backpressure_48,
# self.audio.sample_48,
# self.audio.audioready_48,
self.audio.audioready_48,
self.audio.readrequest_36,
self.audio.sample_36,
# self.audio.sample_36,
self.audio.fifoempty_36,
self.audio.dac_lrck,
self.audio.dac_bck,
self.audio.dac_data,
]
from math import ceil, floor
analyzer_depth = floor(190_000 / ((ceil(sum([s.nbits for s in analyzer_signals]) / 16)) * 16))
self.submodules.analyzer = LiteScopeAnalyzer(
analyzer_signals,
# depth = 23000,
depth = 3072,
depth = analyzer_depth,
clock_domain = "dac",
samplerate = 36.92e6, # Actual clock frequency of DAC clock domain
csr_csv = "analyzer.csv",