mirror of
https://github.com/supleed2/EIE4-FYP.git
synced 2024-11-10 04:15:49 +00:00
Add extra notes / links to readme
This commit is contained in:
parent
485cf24ae1
commit
768d74f2e4
|
@ -29,9 +29,11 @@
|
||||||
- [Async FIFO Design - Sunburst Design](http://www.sunburst-design.com/papers/CummingsSNUG2002SJ_FIFO1.pdf)
|
- [Async FIFO Design - Sunburst Design](http://www.sunburst-design.com/papers/CummingsSNUG2002SJ_FIFO1.pdf)
|
||||||
- [Dual-Clock Async FIFO in SV - Verilog Pro](https://www.verilogpro.com/asynchronous-fifo-design/)
|
- [Dual-Clock Async FIFO in SV - Verilog Pro](https://www.verilogpro.com/asynchronous-fifo-design/)
|
||||||
- [CDC Design 3 Part Series - Verilog Pro](https://www.verilogpro.com/clock-domain-crossing-part-1/)
|
- [CDC Design 3 Part Series - Verilog Pro](https://www.verilogpro.com/clock-domain-crossing-part-1/)
|
||||||
|
- [Simple CDC - ZipCPU](https://zipcpu.com/blog/2017/10/20/cdc.html)
|
||||||
- [CDC with an Async FIFO - ZipCPU](https://zipcpu.com/blog/2018/07/06/afifo.html)
|
- [CDC with an Async FIFO - ZipCPU](https://zipcpu.com/blog/2018/07/06/afifo.html)
|
||||||
|
- [Source on GitHub - afifo.v](https://github.com/ZipCPU/website/blob/master/examples/afifo.v)
|
||||||
- [CDC with an FPGA - NandLand](https://nandland.com/lesson-14-crossing-clock-domains/)
|
- [CDC with an FPGA - NandLand](https://nandland.com/lesson-14-crossing-clock-domains/)
|
||||||
- [CDC using FIFOs example using UART](https://www.mehmetburakaykenar.com/clock-domain-crossing-cdc-using-fifos-high-speed-uart-transciever-example/140/)
|
- Contained recommendations on signals, including using Almost-Empty/Full signals to avoid situations where the signal is invalid due to signal propegation & timing requirements
|
||||||
|
|
||||||
### Cool Things To Note
|
### Cool Things To Note
|
||||||
|
|
||||||
|
|
Loading…
Reference in a new issue