supleed2/EIE4-FYP
1
0
Fork 0
mirror of https://github.com/supleed2/EIE4-FYP.git synced 2024-09-19 21:36:17 +00:00
Code Issues Packages Projects Releases Wiki Activity

Update litescope for new TestSaw module

Browse source 
Also increase scope download baudrate
This commit is contained in:
Aadi Desai 2023-05-16 22:14:09 +01:00
parent 3190265343
commit 5b80f2538f
No known key found for this signature in database
1 changed files with 14 additions and 7 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

21
make.py
View file

@ -238,20 +238,27 @@ class BaseSoC(SoCCore):
) )
# LiteScope Analyzer ----------------------------------------------------------------------- # LiteScope Analyzer -----------------------------------------------------------------------
self.add_uartbone(name="debug_uart", baudrate=115200) self.add_uartbone(name="debug_uart", baudrate=921600)
from litescope import LiteScopeAnalyzer from litescope import LiteScopeAnalyzer
analyzer_signals = [ analyzer_signals = [
self.audio.targ.re, self.audio.targ.re,
self.audio.targ.storage, self.audio.targ.storage,
self.audio.backpressure_48, # self.audio.backpressure_48,
self.audio.leftrightaudio_48, # self.audio.sample_48,
self.audio.audioready_48, # self.audio.audioready_48,
self.audio.readrequest_36,
self.audio.sample_36,
self.audio.fifoempty_36,
self.audio.dac_lrck,
self.audio.dac_bck,
self.audio.dac_data,
] ]
self.submodules.analyzer = LiteScopeAnalyzer( self.submodules.analyzer = LiteScopeAnalyzer(
analyzer_signals, analyzer_signals,
depth = 2048, # depth = 23000,
clock_domain = "sys", depth = 3072,
samplerate = sys_clk_freq, clock_domain = "dac",
samplerate = 36.92e6, # Actual clock frequency of DAC clock domain
csr_csv = "analyzer.csv", csr_csv = "analyzer.csv",
) )