mirror of
https://github.com/supleed2/EIE4-FYP.git
synced 2024-11-10 04:15:49 +00:00
16 lines
242 B
Systemverilog
16 lines
242 B
Systemverilog
|
module flip
|
||
|
|
( input var clk
|
||
|
|
, output var ledr
|
||
|
|
, output var ledg
|
||
|
|
, output var ledb
|
||
|
|
);
|
||
|
|
|
||
|
|
logic [31:0] counter;
|
||
|
|
|
||
|
|
always_ff @(posedge clk)
|
||
|
|
counter <= counter + 1;
|
||
|
|
|
||
|
|
assign {ledr, ledg, ledb} = ~counter[27:25];
|
||
|
|
|
||
|
|
endmodule
|